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Chapter One
Introduction
ince the dawn of time human civilisation has progressed by devel­
oping tools to extend its command over the environment. These 
tools magnified man's physical attributes and allowed humans to 
develop far faster than other life forms thereby achieving mankind's suprem­
acy on earth. As civilisation evolved so did the tools. What started with prim­
itive bone-and-wood spears of the Australopithecus two million years ago, has 
now been developed into such intricate and sophisticated mechanisms as the 
space shuttle.
With time, man began to reach the limits of his intellectual as well as physical 
capability. Human short-term memory can deal with relatively simple tasks 
and therefore holds only around seven concepts. Long-term memory is often 
slow and imperfect. Mental processes were affected by emotions and tempor­
ary physiological conditions.
To maintain further progress, tools had to be invented to extend man's mental 
capabilities. Early civilisations, including the Sumerians, Egyptians, Chinese, 
Hindus and Greeks living between 3000 and 1500 B.C., all developed such 
tools including writing, formal thinking methodologies (notably philosophy 
and mathematics) and calculation aids. Numerous practical applications of 
mathematics were soon discovered and its notation and technique expanded.
Numerical calculations became increasingly important in evolving technical 
and scientific societies. The abacus, in its various forms, was widely used by
1
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ancient Egyptians, Greeks and Romans, helping them achieve many feats of 
engineering and architecture. The Hindu civilisation revolutionised calcula­
tion by introducing the concept of zero and positional coding of numbers. In 
the middle ages mechanically-minded Europeans became fascinated by the 
concept of an automatic calculator. Wilhelm Schickard built the first 6-digit 
mechanical adding machine in 16231 A flurry of developments followed, in­
cluding the first four-function calculator built in 1674 by German mathem­
atician and philosopher Gottfried Liebniz.
While all these tools were useful, they lacked the power available to closed- 
loop systems — they could only perform pre-programmed actions. In 1834 
however, a British mathematician, Charles Babbage, proposed his analytical 
engine which was intended for autonomous operation. Sadly, the construction 
of the machine required mechanical precision which could not be achieved in 
the 19th century.
The discovery of electricity and its development by the likes of Charles Cou­
lomb, Alessandro Volta, Hans Oersted, Andr£ Ampere, Michael Faraday, 
Friedrich Gauss and Thomas Edison made possible the creation of many useful 
tools. It also removed the last practical obstacles on the path to building auto­
matic calculation machines.
Initially, various analog computers were built to aid analysis, simulation and 
process control [1,2]. Despite their speed and simplicity they suffered from me­
diocre accuracy, which was limited by the precision of the constituent electrical 
components to a maximum of 0.1%. Between the years 1938 and 1941 Kon­
rad Zuse constructs the first programmable calculators named Z l, Z2 and Z3. 
This was followed by developments at Harvard, construction of ENIAC and 
finally, in 1948, the completion of Manchester Mark I, the first stored-program 
computer. Over the last fifty years, digital computers have gained complete 
supremacy, initially in combination w ith analog parts in hybrid computers and
1 Although his design was lost until 1956 and Blaise Pascal was credited with the construc­
tion of the first adder in 1644.
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later on their own.
Digital computer technology has itself undergone numerous changes. Zuse's 
machines used electromechanical relays to perform its operations. Four gener­
ation changes followed changing relays for valves then transistors, integrated 
circuits and large-scale integrated circuits resulting in the fourth-generation 
machines predominant today. Progress has not stopped, although the talk of 
fifth-generation technology seems ■ concentrate more on software than hard­
ware advances.
In fact, since the creation of the digital computer fifty years ago, the pace of 
technological change has not really slowed down. Currently processing speed 
of computer hardware increases by an order of magnitude every five years. 
M odem  processors can perform basic arithmetic operations 1000 million times 
faster2 than Mark I, yet take up less space than one of its storage tubes and use 
a fraction of the electric power.
Following the description of the vast advances made, it would be natural to ask 
where these increases in power are being used. After all, the rate of progress in 
computing outstrips practically all other areas of hum an involvement. It could 
therefore be argued that further advancement is unnecessary and is driven 
solely by public expectation. This would be far from the truth.
Computing is being applied to many new applications every year. Many of 
these applications require vast quantities of processing power. Some of the 
problems tackled are inherently difficult; artificial intelligence, for example, 
although initially developed in the 1960s, is only now finding sufficient pro­
cessing power to be applied to practical problems.
Even the traditional applications are placing increasing demands on systems. 
For example, the meteoric rise in the popularity of the computer has forced very 
rapid advancement in the area of human-computer interaction evolving from a 
text-only command line interface to a graphical direct-manipulation one. Also,
2 Addition or subtraction of the 23 digit numbers took the Mark 10.3 s.
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many problems which do not lend themselves to efficient solutions are being 
tackled by more brute-force approaches. A particularly important group of 
these includes NP-complete problems, many of which have direct practical 
applications [3].
1.1 Methods of achieving improved performance
Having established the genuine requirements for more processing power, we 
are left w ith choosing a method of meeting these requirements. This section 
outlines several such methods.
The most obvious and, at least until now, by far the most effective way of 
extending the available processing pow er is to enhance the hardware. It is past 
successes in this field that are responsible for the bulk of the 1000 million speed 
increase since 1940s described in section 1.
Probably the most obvious way of increasing the speed of operation of syn­
chronous circuits is to increase the clock speed. This approach has payed hand­
some dividends in the past with a 300-fold increase over the last 15 years3 . No 
doubt further increases in clock speeds are forthcoming, although some tech­
nological barriers will have to be overcome.
The principal limit to the clock speed which can be used with a digital cir­
cuit is the gate propagation delay. Faster digital technologies have been de­
veloped which have lower gate delays. A reduction in gate delay from  50 ns 
to 1 ns has been achieved through successive advances in logic technologies 
from the primitive resistor-transistor logic (RTL) and diode-transistor logic 
(DTL), through currently-predominant transistor-transistor logic (TTL) and 
complementary metal oxide-silicon (CMOS) to emitter coupled logic (ECL) and 
integrated-injection logic (I2L).
3From 1 MHz in the 1980s to 300 MHz in 1995.
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Unfortunately, these advances have their own problems. Doubling the clock 
speed of a digital circuit doubles the amount of heat generated inside the tran­
sistors. With the ever smaller die sizes, it is easy for this heat to build up un­
til the circuit is damaged. The die size is itself limited by physical considera­
tions [4]. The faster technologies (ECL and I2L) aggravate the problem by con­
suming more power and hence generating yet more heat. Some hope may lie 
in asynchronous technology (which does not use a clock) where promising ad­
vances have been made [5-7]. An example of this technology is the AMULET1, 
which is an asynchronous implementation of the ARM processor [8]. Other, 
more remote possibilities lie in superconducting processors [9].
In addition to much higher speeds, many of the recent advances in hardware 
have attem pted to use the silicon available. Probably the most popular recent 
design strategy is that of R educed Instruction Set Computers, (RISCs,) 
which contrasts with the old-style design known as Complex Instruction Set 
Computers. (CISCs.)
While debate on w hat exactly are the essential elements of RISC rages on4 , 
the key element of the RISC philosophy is more effective use of available chip 
space. CISC architectures use many transistors in providing baroque address­
ing modes and special-purpose registers, which, while useful to experts, are 
left untouched by compilers. Since an increasing proportion of software is pro­
grammed in high-level languages, it makes sense to remove some of these ex­
pensive extras which compilers never use.
M odem processors usually combine the RISC structure with techniques which 
use the transistors saved by it. Having reached the speed limits for single units, 
these methods usually w ork by  allowing some limited parallel operation of 
multiple functional units.
4A typical RISC processor combines an orthogonal instruction set (usually with most in­
structions executing in one clock cyde), a large amount of on-board memory in the form of 
registers and cache with a load-store architecture (or at least very few addressing modes).
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Pipelining is one such method. It allows simultaneous operation of multiple 
stages of the processor which would normally remain idle. In a conventional 
architecture, the instruction decode unit, for instance, is only active for one out 
of five cycles, while in a pipelined processor this unit is utilised all the time.
A n alternative method of obtaining simultaneous operation of processor parts 
is taken by superscalar and Very Long Instruction Word or VUW5 processors. 
Here different functional units are provided and operated independently at the 
same time.
While hardware solutions dominate the commercial marketplace, they are ex­
pensive and hence are only cost-effective when widely used. Many investig­
ations into the relationship between cost and power of computers [10] have 
shown some economies of scale which justified using large systems. Most of 
these studies were based on the so-called Grosch's Law, which states that the 
cost of a computer system increases w ith the square root of its power. However, 
more recently [11-13] it has been show n that while within one family or class 
of computers economies of scale hold, across all classes extra power comes at 
a premium. This is illustrated in figure 1.1. Hence, for users who require per­
formance far in excess of w hat the majority currently accept, two alternatives 
exist. Either they can pay the price of using state-of-the-art hardware or they 
can use parallel processing.
Parallel processing is only effective for software which is explicitly written with 
it in mind. Such software is rarely portable and in many cases will only achieve 
optimal performance on the machine it was originally written for. Research 
into practical and effective methods of writing parallel software is still continu­
ing [14-16]. However, given the benefits of using many relatively cheap pro­
cessors compared with one expensive one, this is the path that many practical 
designs choose.
5 so called because the instruction word (which effectively contains multiple instructions for 
die different functional units) is considerably longer than in conventional processors.










10 CPU power 
[MIPS]
Figure 1.1: Relationship between power and cost for computers.
All parallel architectures share the common property of having multiple pro­
cessors. However, there are many different approaches to providing the com­
munication medium between these processors. Present-day parallel architec­
tures may be divided into two groups: shared memory designs and distributed 
memory designs. Mixed designs which provide both mechanisms are also pos­
sible . For example, the custom Transputer parallel machine built at the Uni­
versity of Bath uses a combination of Transputer links and hierarchical shared 
memory [17].
In shared memory (or tightly-coupled) architectures, the communication 
between processors takes place via blocks of memory accessible to many of 
them. While this approach is most efficient, it requires care on the part of the 
hardware designer or the programmer to ensure that simultaneous access is not 
made to a single location. Also, a fault in one of the processors is usually more 
severe, since the processors can affect each other in a very direct way.
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Distributed memory (or loosely-coupled) architectures provide each processor 
with its ow n memory and supply a different communication mechanism. This 
approach is often less efficient than shared memory b u t can allow greater 
scalability. Shared memory designs have a limited bandwidth, whereas dis­
tributed memory systems can ensure that the communication medium grows 
with the num ber of processors (for example by embedding the communication 
on the same chip as the processor as done by the Inmos Transputer or Texas 
Instruments TMS 320C40).
1.2 Electric Power Systems
Electricity is the most widely available and most convenient form of energy in 
our society. It is not surprising then that its uninterrupted supply is crucial to 
the correct functioning of almost every aspect of our lives. The universal use 
of electricity makes the system which generates and distributes it very large 
and complex. A national power system can have hundreds of power stations, 
each w ith several generators, thousands of nodes and lines in the transmission 
network and millions of unpredictable customers.
The path  taken by electricity between its producer and consumers is show n in 
figure 1.2. The generators supply power to the transmission network which 
transports it near its destination at very high voltages (400 kV-132 kV). The 
power is then passed at lower voltages (22 kV-415 V) through the distribution 
network to the customers.
1.2.1 Application of computing to power systems
The continuous operation and maintenance of a power system is very dem and­






Figure 1.2: Electric Power System.
producers and consumers and the unpredictability of demand. The application 
of powerful, computer-based techniques is therefore essential to the smooth op­
eration of the system. Practically all power companies worldwide use com­
puter systems in the control and supervision of their networks. Computer­
operated equipment is increasingly finding application in on-line operation 
usually with added benefits. For example electronic line protection relays6 
with a built-in computer running a real-time operating system are replacing 
mechanical ones.
One of the tasks which is made the hardest by the complexity and size of power 
networks is on-line operation. The many decisions which have to be taken 
daily during the running of the system are being currently taken by trained 
personnel (operators), whose knowledge is, out of necessity, approximate. In a 
real power system, no human can fully predict the effects of a particular action 
or occurrence. Hence the system has to be operated with a large margin of 
safety and therefore less efficiently.
The safety margins used in the operation of power systems are increasingly 
becoming limited by the dynamic rather than steady-state behaviour of the 
system. Stability analysis is a technique which can be used to determine these
6 Which detect a fault (for example lightning strike) on a line and disconnect it from the rest 
of the system.
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dynamic stability limits. Simply put, stability analysis considers the possible 
events or contingencies which could occur in the future (for example lightning 
strikes and equipment failures) and evaluates their effect. The result is a list 
of contingencies with the most severe effects; it is presently then up to hum an 
operators to examine this list and adjust the safety margins as necessary.
Two types of stability analysis are distinguished: transient stability, which 
concerns itself with the direct effects of the contingency (i.e. effects which take 
place up to 2 s after the contingency) and dynamic stability which considers 
long-term effects which are caused by the internal system feedbacks disturbed 
by the contingency.
1.3 This project
This research project is concerned with developing a parallel processing plat­
form which provides considerable processing power in a single PC-compatible 
computer at a relatively low cost. The project explores two approaches to creat­
ing such a platform and evaluates them using a power system stability assess­
m ent tool.
The processing hardware used in the project consists of computationally 
powerful nodes connected by a relatively low-performance communication 
channel. Such hardware is therefore well suited to parallisable problems which 
consists of a num ber of well decoupled tasks. Also, each of these tasks m ust re­
quire quite powerful computing resources. Therefore the parallelism suppor­
ted m ust be relatively coarse grain.
The principal application which is used to demonstrate the practicality of this 
system is the On-line Algorithms for System Instability Studies (OASIS), 
which is a dynamic power system security assessment package described in 
more detail in chapter 7. The OASIS tool would particularly benefit from a
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powerful yet inexpensive processing platform, since it could then be effectively 
applied to off-line uses like training and long-term planning.
The potential application areas of this platform include any parallel prob­
lem which has low communication requirements and high processing require­
ments. This includes any data-parallel programs as well as other algorithms re­
quiring little communication. However, the time constraints on this work have 
not permitted an extensive benchmarking and investigation of alternative ap­
plications. Instead, artificial benchmark results are presented to allow the es­
timation of performance for other algorithms.
Chapter Two
The Numbersmasher i860 
accelerator board
his chapter describes some of the recent advances in computer 
hardware, many of which are implemented by the i860 processor. 
The architecture of the processor is outlined and the details of the 
design of the Numbersmasher i860 card are presented. The particular strengths 
and weaknesses of the i860 in general and the Numbersmasher board in par­
ticular are also discussed.
2.1 The intel 80860 processor
The int0 l 80860 is a RISC chip developed by intQl to capitalise on recent tech­
nological advances, which made it possible to pack the processing power of 
a supercomputer onto a single chip [18]. The 80860 is aimed at achieving top 
floating-point and integer performance and was, at the time of its introduction 
in 1989, the fastest commercial single-chip processor available. Sadly, the fam­
ily has been abandoned by int^l, although significant user-base and support is 
still available [19].
The int0 l 80860 (or i860 for short) is a 32/64 bit processor which uses 0.8 micron 
CMOS technology to pack 2\ million transistors onto a 9.5x16 mm die. The 
address bus width of 32 bits provides an ample physical address space while
12
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the 64 bit data bus results in a very high memory bandwidth (400 M byte/s for 
the 50 MHz variant) [20].
The processor contains 32 integer and 32 floating-point registers, which are all 
32-bits wide. The floating-point registers may be used in pairs or quadruples 
to store double and extended precision num bers respectively. All arithmetic 
instructions operate on three registers: two sources and a destination. The 
first integer register, rO, contains a unchangeable value of 0 and is used as 
the destination for operations which discard their result. It also reduces the 
complexity of the instruction set by allowing the construction of some common 
operations from more general instructions. For example, a move, clear and 
hit manipulation instructions present in other architectures are implemented 
using more general arithmetic and logical operations. The use of a hard-wired 
zero register is not new and was used in the Atlas computer developed at 
Manchester University in 1963 [21].
2 .1 .1  RISC____________________________________________
The i860 is designed in accordance w ith the principles of the R educed Instruc­
tion Set Computer (RISC) design paradigm  [22]. An overview of the archi­
tecture of the chip, including all main components and internal data paths may 
be seen in figure 2.1. The bandw idth of the cache and memory interfaces for an 
i860 XR operating at 40 MHz is also shown. In addition to the elements shown, 
the chip contains address generation logic (in particular including the Memory 
Management Unit, described in section 2) and control logic.
The original aim of the RISC1 architecture was to remove from the pro­
cessor instruction set some of the complex commands and addressing modes, 
which were rarely used by most programs. This followed investigations 
which showed that even hum an programmers could not efficiently use some
1The term RISC was coined by Agerwala [23].


















Figure 2.1: Architecture of the i860 (data paths only).
complex instructions [24,25] present in the Complex Instruction Set Com­
puters, (CISCs,) which dominated in the 1970s. Most compilers generated 
code which used an even smaller subset of the available instruction set [26, 
27], despite the large body of on-going research into generating efficient CISC 
code [28]. Since the vast majority of programs are presently written in high- 
level languages and subsequently compiled [29], the result was a very ineffi­
cient use of silicon in processors. In fact, most modem CISC processors use 
over 50% of the chip area to implement the control unit. For instance, in the 
Motorola 68020 the control logic occupies 68% of the die area.
While the smaller control units of RISCs result in a considerable saving of 
the die area and the hard-wired logic is faster than microcode, the processors 
do suffer from increased CPU*->memory traffic. Typical RISC program is at 
least 30% larger than an equivalent CISC program, due to being composed 
from simpler instructions [30]. Since die RISC instructions are also on average 
shorter than CISC ones, a typical RISC program may contain twice as many 
instructions as the CISC equivalent. The superior performance of the RISC is 
achieved due to its much shorter execution time for each instruction, which is 
of the order of five times shorter [31].
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The higher instruction processing rate
results in substantially increased memory traffic, which soon becomes the bot­
tleneck of m any systems. RISC processors combat this problem by increasing 
the amount of on-chip state, multiplying registers and cache sizes. While this 
does help reduce the number of memory accesses, it does cause a problem in 
multitasking environments, where context switches are becoming increasingly 
complex and time consuming, due to larger size of on-chip state which needs 
to be sw apped. These difficulties will be further discussed in section 2.
Of course pure RISC and CISC philosophies represent the extremes of archi­
tectural design. In practice, many high-performance chips fall somewhere 
between the tw o ideals and are much harder to classify [32]. In any case, emula­
tion of CISC architectures on an underlying RISC implementation is becoming 
increasingly common [33,34].
2.1.2 Pipelining
Pipelining is a technique which is commonly used in both RISC and CISC pro­
cessors, to increase the efficiency of use of the circuits comprising the processor. 
In a traditional design, any component of the processor, for example a data 
fetch unit, w ill only be active for a fraction of the entire instruction processing 
time, since a typical instruction needs to be processed by several units. This is 
illustrated in figure 2.2.
Pipelining allows high utilisation of the component units, by permitting the op­
eration of a un it to continue processing an instruction even while previous in­
structions are being processed by subsequent units. This is shown in figure 2.3
As can be seen figure 2.3, pipelining allows for continuous operation of all com­
ponent units, resulting in one instruction being processed every clock cycle. 
However, it can also be seen that pipelined operation has to be delayed under 
some circumstances. This is known as a pipeline stall. It occurs when an in-
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Figure 2.2: Operation of processor components without pipelin­
ing.
struction needs to be completely evaluated before any further instructions can 
be fetched. This occurs quite frequently in the case of conditional branches, 
where, until the branch condition is evaluated, the processor cannot decide on 
the further flow of execution. This is known as a control d ep en d en cy .
In addition to control dependencies, pipeline stalls also occur in case of data  
dependencies . If a register, which is the target of an unfinished instruction is 
used as the source in the subsequent code, the pipeline has to be held until the 
value in the register is updated. The i860 uses a scheme called scoreboarding , 
originally used in the CDC 6600 [35], where every target register is marked 
as unavailable on the "scoreboard" while the instruction which calculates it is 
being processed. Any instruction which tries to use a marked register is held 
up until its value becomes available.
The i860 makes extensive use of pipelines to improve its performance. The 
floating-point unit contains two pipelines, one for each of the adder and mul­
tiplier units. The adder pipeline has three stages, while the multiplier pipeline 
length varies between two and three, depending on the precision of the opera­
tion. In addition, the processor allows for pipelining of memory loads, using a
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Figure 2.3: Operation of processor components with pipelining.
v.
three stage pipeline.
To minimise the possibility of pipeline stalls, the i860 uses a software-oriented 
mechanism known as delayed branching. Rather than hold execution when 
a slow branch instruction is encountered, thereby wasting clock cycles while 
the branch is being processed, the chip continues executing the instruction 
stream following the branch. While a fixed number of instructions below 
the branch (in positions known as delay slots) are processed, further code is 
fetched from the target of the branch. The compiler (or assembly programmer) 
has the job of ensuring that some useful code is placed in the delay slots [36]. 
Often the simplest approach is to move the first instructions from the target of 
the branch to the delay slot.
The i860, like all modem RISCs which use delayed branching, has a single 
delay slot associated with some of its branch and loop instructions. Some 
architectures [37] require multiple delay slots, but since it is very difficult for 
the compiler to fill these with useful code in most cases, such processors tend 
to use other mechanisms to minimise branch delays2 . A diagram showing the
2 Mo re exotic architectures [38] use a variable number of delay slots, which produce more 
compact code, but have no performance benefit.
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execution of a delay branch with one delay slot is shown in figure 2.4.
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Figure 2.4: Delay slot instruction in the i860.
Other modem processors use different schemes to avoid pipeline stalls [39—41]. 
This is because delay slots can cause problems with forward compatibility of 
the code. New implementations of the architecture often change the branch 
delays and hence the number of delay slots, forcing the users to recompile 
their code. Since the introduction of the i860, other solutions to the branch 
problems have become more popular. These include parallel execution of the 
branch3 (used in IBM's RS/6000 [42]), dynamic branch prediction using 
history buffers [43], used by the Am29000 [44,45] and the new Pentium [46] 
processor from int0 land speculative execution (applied to many most recent 
chips, including MIPS R10000 [47], Power PC 620 [48] and Motorola 88110 [37]). 
This trend matches the current move away from software-based techniques 
and towards hardware based ones, which includes the shift in popularity from 
VLIW to superscalar architectures.
3This is known as branch folding and resulting in no penalty for unconditional branches.
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2.1.3 Vector processing
A different method of obtaining maximum performance from processors is the 
use of vector processing. In m any scientific calculations, the data processed 
consists of large structures of numbers, usually vectors or matrices. Many com­
puters have in the past achieved high performance by providing vector re­
gisters and arithmetic units capable of processing them in parallel. The result is 
Single Instruction-streom Multiple Data-stream (SIMD) [49-51] parallelism 
within the CPU.
Although vector processing can, under the right conditions, provide a stagger­
ing increase in the processor performance, it can sometimes simply result in a 
waste of vast numbers of transistors. The i860 approach to vectorisation reflects 
its VLIW philosophy: no explicit vector register or ALU is provided, b u t pro­
visions are made to ensure that the processing of vectors can utilise the cache 
as an effective set of vector registers. This is implemented by providing both 
caching and non-caching load instructions, allowing a clever program m er to 
control exactly what data is held in the cache [52]. While this solution does not 
quite match performance of vector processors (since the arithmetic operations 
can only be processed one at a time), it has greater flexibility, since the cache is 
used by serial code, unlike vector registers.
Flynn [53] investigates the relation between processing speeds of vector and 
pipelined processors. He finds, that from a theoretical standpoint the two are 
very closely related, as show n in figure 2.5. A vector processor w ith hardware 
vector length of V exhibits step characteristics, since operations process entire 
vectors, whether they are full or not. The time taken to process V elements is 
denoted T in the graph. The performance of the pipelined processor, which has 
a V-stage pipeline and the same operating speed as the vector processor, is a 
straight line. The exact performance depends on whether the pipeline needs to
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be filled before processing can begin.
P r o c e s s i n g
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Figure 2.5: Comparison of vector and pipelined processors for 
vector operations.
2.1.4 VLIW and superscalar
In order to obtain maximal performance from today's microprocessors, par­
allelism between different units of the CPU, such as provided by pipelining, 
is no longer adequate. Instruction-level SIMD parallelism, used in vector 
processing, is limited in its scope of application. To maximise performance, 
some form of instruction-level Multiple Instruction-stream Multiple Data- 
stream (MIMD) parallelism must be incorporated into the processor. In other 
words, multiple instructions must be processed simultaneously by different 
units within the CPU.
Instruction parallelism can be approached in one of two ways. The instructions 
which are to be executed in parallel may be specified in the software, by pro­
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gram m er or compiler, or their selection may be left up to the hardware. An 
example of the first solution is Very Long Instruction Word (VLIW) [54] ar­
chitecture, so named due to the large size of the resulting instructions. The 
hardware-based approach is represented by superscalar [55] designs.
In general, VLIW architectures provide less flexibility, since a fixed number of 
instructions must be provided for execution at every clock cycle4 . Binary com­
patibility is also difficult with VLIW, as all the implementations of an architec­
ture have to retain the same num ber of functional units. Superscalar designs, 
on the other hand, require more hardware and can in some cases result in less 
efficient execution, although recent research seems to indicate that the two ap­
proaches yield similar performance [57].
The i860 implements a VLIW architecture with the ability to execute one float­
ing point and one integer instruction every clock cycle. The VLIW features are 
only available in a special processor mode, known as the Dual Instruction 
M ode (DIM). This m ode is quite difficult to use efficiently due to a complex 
set of timing restrictions and its interaction with other processor components, 
in particular the pipelines. Therefore, at present, few of the available compilers 
generate code which takes full advantage of this feature.
In addition to the VLIW support, the i860 also provides further mechanisms 
to accelerate execution, namely multiply-and-add or dual operation instruc­
tions. The combination of multiplication and summation operations is very 
common in a number of scientific and DSP applications and the i860 provides 
a num ber of special instructions, which allow the adder and multiplier to both 
operate within one clock cycle. Sadly, these instructions are so irregular with re­
spect to their arguments, that they are only useful in hand-generated assembler. 
However, in combination w ith DIM, they allow the i860 to potentially execute 
three operations coded as two instructions every clock cycle.
4Although this problem may be partially solved by providing a variable size instructions, 
for instance the XIMD architecture [56].
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2.1.5 Memory management
The i860 has an on-board paged Memory Management Unit, which is function­
ally identical to the paging MMU used in int@l 80486 processor. It provides a 
two-stage translation of a 32 bit virtual address to the 32 bit physical address. 
The translation process is illustrated in figure 2.6.
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Figure 2.6: Virtual to physical address translation mechanism 
on the i860.
As can be seen in figure 2.6, the virtual address is split into three parts:
Directory contained in the top 1 0  bits of the address, which provides an offset 
into the page directory table.
P a g e  which is contained in the next 10 bits of the virtual address, and
offsets into the page table.
Offset which provides the 1 2  bit byte address within a page.
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A page is 4096 bytes long, and both the page directory and each page entry 
fit into exactly one page. The MMU provides a selection of flags, which allow 
precise control of the behaviour for each page. A page may be marked as only 
accessible from the supervisor mode, be protected from modifications or made 
un-cacheable.
Since the translation of a virtual address requires two memory reads, it sub­
stantially slows down the access to memory. The caches partially alleviate this 
problem, but to further accelerate execution the processor uses a Translation 
Look-aside Buffer (TLB). The i860 uses a 64-entry TLB, which forms a four 
way, set associative cache for address translations. The least significant5 4 bits 
of the virtual address are used to select a set and the top 16 bits (known as the 
tag) are matched against those entries. This process is shown in figure 2.7. The 
TLB uses a random replacement policy.
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Figure 2.7: The i860 Translation Look-aside Buffer.
5 Ignoring the bottom 12 bits which form the offset within a page.
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The virtually indexed and tagged TLBs are known to cause problems in  multi­
tasking environments. Since this work involves such environments, the issues 
involved will be described in more detail in section 2.
2.1.6 Cache___________________________________________
One of the most fundamental problems with the RISC philosophy, is that, as 
described in section 2, in  reducing the complexity of individual instructions, it 
increases the number of instructions required to perform a given task. There­
fore in order to outperform CISC processors, instructions need to be processed 
at a substantially higher rate. This increase in instruction throughput must 
be matched by a corresponding increase in processor-memory transfer band­
w idth, or the processor will not be fully utilised. Therefore the memory band­
w idth usually represents a scarce resource in RISC designs.
The problems introduced by RISC are further compounded by on-chip paral­
lelism. While SIMD parallelism (vector processing) has a small impact on the 
m emory bandwidth requirements, MIMD overlapping (pipelining) or parallel­
ism (VLIW or superscalar) substantially increases the resulting memory traffic. 
Since to reach the expected performance, a m odem  CPU m ust incorporate most 
of these features, solutions to the memory communication throughput problem 
m ust be sought.
There are principally four possible approaches to solving this problem;
(D Increase the speed of memory and memory interface. Unfortunately fast 
SRAM memory is expensive and less densely packaged. However pro­
gress is being made on this front: synchronous protocols show promise 
of faster memories in the future. A review of progress in this area, in par­
ticular the RAMBUS synchronous bus, is given in reference [58].
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(D Provide multiple access ports. This option is frequently used in super­
com puter applications and video RAM, where in addition to the pro­
cessor, the memory has to respond to video logic. However it is expensive 
to implement. A slightly different approach is to opt for a Harvard ar­
chitecture of the processor. Unlike the conventional von Neumann pro­
cessors, H arvard architectures separate instruction and data access paths 
to boost the available bandwidth. At present, most CPUs use the Har­
vard architecture internally (with separate instruction and data caches), 
bu t provide a single memory interface, due to the cost of connecting two 
separate buses to the chip. There are, however, some notable exceptions, 
such as the HP PA7100 [59] or the Analog Devices DSP chip 21060 Super 
Harvard ARChitecture (SHARC) [60].
d) Provide a wider access path (data bus). The current crop of 64-bit pro­
cessors is reaping the benefits of wider data memory buses. However, 
w ider buses are more expensive to implement and only help if the data 
accessed is stored consecutively.
® Reduce the m emory interface traffic. This method can take many forms. 
The CISC approach was to use variable-size instructions, which was 
taken to the extreme by the intel 432 which had instruction sizes ranging 
betw een 6 and 321 bits [61]. The additional decode logic complexity en­
tailed is unacceptable for RISC philosophy. A different solution is to use 
a hierarchy of faster memory, w ith one, two or even three levels of caches. 
Care has to be taken in system design, because caches are disproportion- 
ally effective in raising the performance of benchmarks while not helping 
as m uch with real applications [62]. In fact, caching data can also be used 
on the other end of the memory bus, to hold data (for example Mitsubishi 
CDRAM [58] w ith a SRAM cache) or even to hold a part of the address, 
in p a g e  m ode  operation).
The i860 is a RISC, pipelined, VLIW processor, with each of these architectural 
features imposing further demands on the memory interface. Therefore, it uses
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a combination of all of the above techniques, in order to reduce its memory 
bandw idth requirements to a realistic level.
The memory interface is 64-bits wide, supports page mode and multiple out­
standing requests. However, to achieve its full performance, the i860 uses split 
data and instruction caches. This makes it internally a Harvard architecture, 
although its external memory interface is von Neumann . The instruction 
cache is 4 K two way, set associative cache with 64-sets, making each line 32- 
bytes long. The cache uses a random  replacement algorithm and is both in­
dexed and tagged by the virtual address. The instruction cache is read-only, 
requiring a cache flush for self-modifying code.
The data cache is a 8 K, four way, set associative cache w ith 128 sets. This 
cache is also indexed and tagged by the virtual address. This provides optimal 
performance, but is well known to cause problems in multitasking systems. 
These problems are discussed in section 2. The data cache uses by default a 
write-back policy, which further reduces the memory traffic. Any writes to 
data which is held in the cache, are not immediately forwarded to the memory, 
but instead are stored in the cache and marked as modified. When the line 
in which the data is stored is about to be replaced in the cache, the data is 
written to main memory. Caching may of course be disabled for areas where 
it is inappropriate, for example memory-mapped devices.
2.1.7 Interaction of processor architecture and Operating 
System
Many investigations have been conducted into optimal cache architectures [63, 
64]. Data in the cache is addressed by parts of the virtual or physical addresses. 
The index selects one set of data in the cache and the tag uses associative hard­
ware to perform a lookup in the selected set. While virtually indexed caches 
provide the optimal performance [65], since the address can be looked up in the
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cache w ithout waiting for address translation, virtual tagging encounters prob­
lems w ith aliasing. Aliasing occurs when two different virtual addresses are 
m apped to the same physical address. This occurs in multitasking systems in 
two common cases: shared memory (between processes) and virtual memory 
(reusing a physical page after swapping its content to disk). Aliasing can cause 
memory inconsistencies, since the same location may be cached twice creating 
problem w hen modified.
The i860 XR6 does not provide an easy solution to this problem. Therefore, 
an operating system under which aliasing can arise, has to either take great 
care to avoid it, or flush the cache on every context switch. This in turn  causes 
large performance penalties, as described in section 3, and makes Helios, with 
its single, common memory map, particularly well suited to the i860.
2.2 The Numbersmasher board
The Numbersmasher board, which w as designed at the University of Bath [66] 
and m arketed by Microway Inc., consists of a single i860 XR 40 MHz part 
with an speed optimised memory interface to 8 or 32 megabytes of RAM, a 
boot EPROM and external communication devices. The board has an Industry 
Standard Architecture (ISA) bus interface [67], since it is intended for use as an 
accelerator board for PC-compatible computers [68]. A overview of the board 
may be seen in figure 2.8.
2.2.1 Memory interface
6The follow up chip, i860 XP, has a modified tagging which uses both virtual and physical 
addresses, in order to eliminate this problem.
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Figure 2.8: Numbersmasher board diagram.
Since the i860 is a VUW processor, possibly executing two instructions every 
clock cycle, it requires a high-speed memory interface. The memory require­
ments are partially relaxed by the two on-chip caches. However, a fast main 
memory interface is still required, and the i860 XR meets this requirement via 
a 64-bit data bus which is capable of fetching 8  bytes every two clock cycles. 
Thus, with the i860 running at 40 MHz, the required memory bandwidth is 
160 Mbytes/s. Later i860 XP versions of the processor running at 50 MHz could 
collect 8  bytes every clock cycle, achieving 400 M bytes/s bandwidth.
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A simple memory interface for the i860, would require prohibitively expensive 
25 ns static memory, to allow time for the operation of decode logic. Therefore, 
the memory is divided into four banks, each 64 bits wide. The decode logic is 
arranged so that each bank decodes at a different pattern of the least significant 
two bits of the physical address. This allows the use of memory access times of 
about 80 ns w ith a DRAM cycle time of 200 ns, whilst still supplying 64 bits to 
the processor every 50 ns. The accelerator board thus provides optimised cache 
line fetches of 32 bytes as well as flexible access order at full speed, provided 
that the least significant address bits do not repeat within four accesses. The 
hardware ensures that, if that is not the case, the processor is delayed until the 
access can be completed.
In addition to the RAM, the Numbersmasher board holds a boot EPROM. 
Although the i860 memory interface is 64 bits wide, the chip makes special 
provisions for using an 8 bit wide data bus at boot time. This allows the use of 
an ordinary 8 K x8 EPROM chip. The EPROM holds boot code which emulates 
the boot protocol used by Transputers [69] via the on-board link adapters. This 
protocol allows reading and altering the content of RAM, as well as start of 
execution of uploaded code.
2.2.2 External devices________________________________
The Numbersmasher board provides the i860 with two link adapters, imple­
mented using the IMS C012 [69] chips and a special-purpose FIFO interface. 
The link adapters provide the primary link to the outside world. One of the 
links m ay be attached to another link adapter, which in turn  is interfaced to the 
ISA bus. This provides the primary path of communication between the PC 
and the i860, via the two link adapters. Although this solution may seem sub- 
optimal, it was chosen to allow the external interface to be easily adapted to 
other bus architectures.
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The second link adapter is left free, and allows multiple cards to be linked to­
gether in a chain topology. The link adapters use an Inmos serial protocol, 
which allows the selection of one of two communication speeds, with the­
oretical throughput of about 1 M byte/s and 2 M byte/s. However, since the 
IMS C012 link adapter chips, which are used in the design do not support over­
lapped acknowledges7 , the available communication bandwidth is about half 
of the theoretical maximum.
The FIFO adapter basically provides direct access to the processor, together 
with some arbitration and interrupt logic. It is intended for attaching external 
devices which can communicate with the i860 faster than the limits of the link 
adapters. The original aim of its design was to allow construction of a distrib­
uted memory multiprocessor, by connecting multiple Numbersmasher cards 
using their FIFO interfaces. Although this goal was never realised, the inter­
face was used to develop a graphical display card [>1] and a high-speed EISA 
bus [70] interface card, which increases the PC-Numbersmasher communica­
tion rate to more than 64 M bytes/s.
2.2.3 Interrupt control
The Num bersm asher board delivers interrupts to the i860 from five hardware 
sources:
O  On-board timer, which generates interrupts w ith a frequency of 1250 Hz 
for early boards and 100 Hz for later revisions.
O  FIFO connector.
O  The host via the ISA bus.
O  Two on-board link adapters, w hen ready to receive or transmit.
‘ The Inmos protocol allows for acknowledges to be overlapped with data communication, 
however this feature is only implemented in the top-range processors.
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Each of the link adapters may be configured to generate an interrupt when 
ready to send or to receive, increasing the num ber of logical interrupt sources 
to seven. The board's logic allows these interrupts to be selectively disabled.
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2.2,4 Access to devices________________________________
The i860 does not provide a separate I/O  address space. Therefore, the control 
logic of all devices is mapped into the memory address space. The decode logic 
uses the top bits of the address to decode the device. However, the top-most 
4 bits of the address, are ignored in the address decode, because of a bug in 
the early versions of the i860 XR chips, resulting in the address map shown in 
figure 2.9.
n summary, the Numbersmasher i860 board provides a very fast 
and relatively inexpensive platform for scientific computation. 
Despite its age, the i860 XR chip is perfectly capable of delivering 
very high performance, if used with hand-coded assembler or a suitably op­
timising compiler. Helios is particularly well suited to this environment, as the 
chip is not designed for fast processing of full context switches, such as those 
necessary with UNIX.
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Chapter Three
The Helios operating system
he principal aim of this project is to provide a compact, powerful 
and cost-effective parallel computing platform. The research has 
concentrated on creating the software infrastructure upon which 
portable parallel programs could be built. This infrastructure has to be well 
suited to the hardware platform available, which in this case consists of mul­
tiple i860-based accelerator cards and in particular the Numbersmasher device 
described in chapter 2. One of the explored alternatives was the use of a dis­
tributed operating system.
3.1 Introduction
An operating system selected to support multiple i860 cards must meet a num ­
ber of requirements imposed by the hardware characteristics. The most import­
ant of these are:
O The operating system clearly must support multiple processors. Ideally, 
the system should be designed to include support such an architecture, 
rather than it being added-on as an afterthought, resulting in a more 
complex and less powerful set of abstractions.
O Portable parallel software is a thing of the future, although some work 
by Philippsen [71] achieves very good parallel performance from portable
34
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Modula-2 code. Therefore, the system should at least partially support 
the existing standards. The only existing relevant standard is POSIX [72], 
the IEEE portable operating system standard. The adherence to POSIX 
will minimise the necessary changes to applications.
O  Since the communication bandwidth provided by the hardware avail­
able is relatively small (of the order of 700 KB/s) the operating system 
m ust work efficiently in a distributed environment. It should particularly 
avoid using centralised resources which can become a performance bot­
tleneck.
O Although int0 l claim [73] that the i860 was designed to fulfill the role of a 
general purpose workstation processor, the chip is better suited to a single 
application environment. Most notably, it suffers particularly badly from 
the bane of RISC processors: a context switch overhead [74]. The saving 
and restoring of the full processor context1 takes approximately 618 in­
structions (559 of which are spent in changing the memory map) on the 
i860 [76]. Since the majority of this time is spent in writing back the 8 K 
data cache, invalidated by changes to virtual memory mapping, a consid­
erable improvement in performance can be gained by using an operating 
system which has a single memory m ap shared by all processes.
0  Finally, the programming of any parallel system requires the knowledge 
of its paradigms and implementation. For the parallel i860 platform 
to be truly useful, the system used would have to become familiar to 
the potential application writers and users. Since the environment is 
intended for local use only, any previous experience would be of great 
benefit.
The Helios [77,78] distributed operating system developed by Perihelion Soft­
ware Ltd, meets all of the above criteria, as well as the practical constraint of
1 This includes swapping all of the explicit state and writing back values from cache, but not 
including penalties incurred in reloading it, which, as shown by Mogul [75], may also be quite 
significant.
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the availability of source code. Previous parallel work has been done locally 
using it, including parallel power system applications [79]. Therefore Helios 
was chosen as a possible software platform  for the parallel i860 system.
3.2 Brief description of operating systems
Since a large amount of the work described later requires detailed knowledge 
of the internal structure of Helios, the system  will be described in depth. A 
primer on some basic principles of operating systems will be provided before 
the details of the system itself.
An operating system is the heart of the interface between a portable application 
program and the hardware which executes it. It allows the programmer to 
write an application without worrying about the details of the hardware and 
other software present on the system.
In the early days of computing, program s were developed in machine code, 
entered via plug boards or punched card and  debugged using memory dumps. 
This process was labour-intensive and error-prone. Later, tools were developed 
which allowed easier and faster development techniques. With the advent of 
the subroutine, the most frequently used code migrated to libraries. Computers 
became more widely used, with each running many batch jobs in sequence. The 
benefits of separating the low-level hardware-dependent code, which was used 
by every application, soon became clear. This code formed a library which was 
used by every program.
As computers became used in multi-programming environments, enforcement 
of protection between different users and tasks has become vital. To provide re­
liable defence against incorrect or rogue program s, processors usually provide 
at least two modes of operation: a user m o d e  in which instructions can only 
access some resources and a supervisor m o d e  in which code is not restricted.
Three The Helios operating system 37
M odem operating system can be separated into the kernel , which includes all 
code executed in the supervisor mode, and the various system libraries, utilit­
ies and applications which are executed in the user mode.
In order to protect external devices, communication with them m ust be re­
stricted to the supervisor-mode only. Therefore, processors which provide two 
modes of operation require that I /O  and interrupt processing to be done in the 
supervisor mode. Similarly, any faults detected during the execution of instruc­
tions, which may involve privilege violations, m ust be handled by supervisor 
code. The kernel m ust therefore handle numerous unpredictable events.
The handling of external devices constitutes a large part of the activities of the 
kernel. To allow support for the wide variety of available peripherals, device­
specific code for each peripheral is usually separated in the kernel into a distinct 
device driver. Interaction w ith a device often requires handling asynchron­
ous events generated by it, as may be seen in figure 3.1. By convention, the 
part of the device driver which processes the synchronous software requests is 
known as the top p a r t , while the code which handles the asynchronous hard­
ware interrupts is called the bottom  p a r t.
It is w orth noting that while, as stated above, the kernel part of the system 
is usually executed in the supervisor mode, some processors do not support 
two execution modes and some systems do not use them. In such systems, the 
distinction between the kernel and any other library becomes rather less well- 
defined.
The level of services provided in the kernel varies widely from one system to 
another. For example, compare VMS [80,81] or Multics [82] to the microkernels 
described in section 3. However, in all cases, the system m ust impose some de­
gree of organisation on the utilisation of resources to allow the inter-operation 
of applications. This usually includes a defined disk filing system and memory 
organisation. Most systems also provide a num ber of useful refinements which 
ease the work of users and application programmers. Users are often also given 
numerous utility programs, which allow them to manipulate the system and
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Figure 3.1: Device driver structure.
the data stored on it. In most cases, the majority of the work of users takes place 
inside one of a few applications, which are often provided by third parties.
3.3 Features of Modem Operating Systems
The previous section described the basic features common to all operating 
systems. This section outlines some of the more modem developments, which 
are particularly relevant since Helios utilises many of them. While many of 
these developments are still in the research stages, some features have been 
successfully applied to commercial systems besides Helios, such as Chorus [83] 
or the 13 microkernel system [84] .Only the most essential or novel features 
are discussed below, with many other aspects, such as shared libraries and 
dynamic linking left unmentioned.
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3.3.1 Multiprocessing
The function of the operating system could be restated as:
matching the hardware resources available to the requirements of the software
One place where the mismatch between these two quantities is usually greatest 
is in the num ber of processing units. Even single-user systems have a need to 
execute multiple program s at the same time, for example displaying a clock 
and processing m ail while running an application, and many of today's sys­
tems support multiple users. However, conventional computer architectures 
contain only a single CPU. This mismatch is solved within the operating sys­
tem  by time-division multiplexing many applications on the single CPU. This 
is known as multiprocessing.
The process of deciding which task should have the use of the CPU at any 
particular m oment in time is know n as scheduling. Scheduling is separated 
into three levels, for historical reasons:
long term also known as high level scheduling, decides which jobs shall 
be allowed to start execution on the system. This level is used 
exclusively in batch systems, like MVS [85], since its function 
is perform ed by the user in interactive systems. That is not 
to say that interactive systems do not provide batch facilities. 
UNIX for instance supplies the a t batch scheduler. However 
any such mechanism lay outside of the core of the system. 
Therefore, it will not be discussed here any further.
medium term or
intermediate level scheduling enforces the system policy of 
CPU usage by redistributing the processor allocation between
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tasks, based on their past usage and importance. This redistri­
bution may be implemented by temporarily suspending some 
tasks or adjusting task priorities.
short term or low level scheduling is concerned with determining ex­
actly which task shall execute next and for how long and is 
usually perform ed several times per second.
Various mechanisms are in use for all scheduling levels. The medium term 
scheduler m ust implement the system policy, which m ay be defined by a mix­
ture of opposing aims, usually including fairness2 , efficiency, low latency, pre­
dictability and graceful degradation. Since Helios does not have a medium- 
level scheduler, these will not be described any further. More information may 
be found in reference [87-89].
A short term  scheduler may be preemptive or non-preemptive. A preemptive 
scheduler may interrupt a running process before it has finished in order to 
allow some other task to use the CPU. A non-preemptive scheduler must let 
every task run  to completion. A non-preemptive short term scheduler is trivial, 
as the decision about which task to start next will be taken by medium or long 
term levels.
A preemptive short term scheduler may be implemented in a variety of ways, 
the most common being some kind of queueing arrangement. Perhaps the most 
common algorithm is Round Robin (RR), where the tasks waiting for the CPU 
are granted access in order for a short time interval, known as the quantum 
or time slice . The tasks which are ready to execute are kept in one or more 
queues. A simple Round Robin it does not perform well in the presence of a 
mixture of CPU and 1 /O bound tasks. However the simplicity of the algorithm, 
resulting in very low scheduling overheads, has resulted in the wide-spread 
popularity of its variants. M any algorithms have been suggested, which at­
2 Many systems define fairness in terms of equal distribution of resources between processes. 
However this is unfair to users who create few processes and hence more recent solutions 
ensure fair allocation between users and groups of users [86].
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tem pt to combine the simplicity of Round Robin with greater fairness [90].
Since the short term scheduler should implement the policy decisions taken by 
the medium term scheduler or the user some mechanism for communicating 
these decisions between these two levels must exist. The most common mech­
anism of communicating this information is assigning every process a priority. 
The priority imposes an ordering on the processes which are ready to run. This 
ordering reflects the policy decisions taken by the higher levels. The low level 
scheduler has to simply ensure that the highest priority process available will 
execute at any moment in time.
Problems can arise if a higher priority process is being held up by a low-priority 
task. This phenomenon is known as priority inversion and occurs usually as 
a result of the higher-priority task being dependent on the lower priority one, 
for example if the two tasks use a shared resource which is currently held 
exclusively by the low-priority process. Various schemes exist for avoiding 
priority inversion, although no panacea is readily available [91].
3.3.2 Memory management
Management of memory poses different problems to the management of a 
CPU. This is because most machines contain a single CPU but many inde­
pendently addressable memory locations. Memory is addressed in units of 
bytes which are 8 bits long, although some CPU permit bit-wise addressing and 
many DSP processors require w ord aligned addresses3 . Many systems prefer 
to manage memory in larger units called memory p a g es , usually because the 
underlying hardware enforces such protection granularity. The operating sys­
tem normally uses space-division multiplexing, that is allow simultaneous ac­
cesses to memory but at different locations. However if the combined require-
3This is true for all modem machines, although many older mainframes used multiples of 
6 or other sizes.
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ments of all applications exceed the available memory, a time-division multi­
plexing technique, similar to the scheduling used with the processor, is also 
used. A typical scenario showing both approaches is illustrated in figure 3.2.
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Figure 3.2: lim e and space multiplexing.
Memory requests 1 and 2 are space-multiplexed, and are mapped into differ­
ent areas, while requests 3 and 4 are time-multiplexed. There are two common 
strategies of time-multiplexing: swapping and paging. In swapping  an en­
tire application is written out to disk thereby freeing all the memory occupied 
by it, while paging  saves to disk parts of the application memory, in units of 
memory pages. Paging relies on memory protection hardware to tell the op­
erating system when the saved memory is being accessed, whereas swapping 
can still be useful with less hardware support. However, in order to be able to 
reuse the freed memory the architecture must at least provide address trans­
lation . Address translation is a hardware mechanism, which performs a flex­
ible mapping between the addresses used by software, known as logical ad ­
dress es and the values used to access the memory, called physical address es. 
This translation is performed by a memory management unit (MMU) and
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its granularity is usually restricted to integral page sizes. For more information 
see reference [92]. Since Helios does not support swapping or paging, a detailed 
description of algorithms used will be omitted. An interested reader is referred 
to [88,89,93].
3.3.3 Real Time systems
The areas of industrial process supervision and control have traditionally man­
aged without operating systems. The main problem encountered with using 
an operating system in these environments is the requirement for precise and 
deterministic control of the timing. Traditionally, operating systems provide a 
level of abstraction, which separates the user from the details of the hardware, 
but which also separates him  from the details of timing.
Real time operating systems are being developed for use in these areas, both 
using new designs and re-implementations of older systems, like REAL/IX, a 
real-time UNIX [94]. A real time operating system is a system which allows 
applications running under it to m eet precise timing constraints on their beha­
viour. The main attributes of a real-time OS include:
O  Guaranteed low interrupt latencies, which enable the system to respond 
rapidly to external events.
O A predictable scheduler, which allows the users to prioritise the tasks 
based on their importance or deadline. This area is still developing, with 
many innovative solutions being proposed [95].
O  Provision for uninterrupted execution of applications in critical regions, 
some of which m ay be quite long.
Two principal methodologies are used in real-time system design: event- 
triggered systems and time-triggered systems [96]. The event triggered sys­
tems are interrupt-driven by events occurring in the physical plant, while time
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triggered design uses snapshots of the plant taken at fixed time intervals. This 
makes event-triggered systems more efficient and easier to use, bu t far less 
predictable, with extensive testing necessary to ensure reliability. In practice, 
event-driven designs are used for most applications, except safety-critical situ­
ations, where the reliability of time-triggered systems makes them  the pre­
ferred choice.
3.3.4 Threads_______________________________________
Many m odem  operating systems separate the unit of protection or task from 
the unit of scheduling know n as a thread . Each task may contain multiple 
threads, which provides a degree of parallelism w ithin an application. The use 
of threads can vastly simplify some programming solutions by decomposing 
the overall program into a num ber of independent parts, without incurring the 
overhead usually associated with tasks. Lazowaska [97] cites an order of mag­
nitude improvement in performance between tasks and kernel-implemented 
threads and another order of magnitude improvement with user-space threads.
Thread support is provided by many modem  operating systems either by the 
kernel or user-mode libraries and has been added to older operating systems, 
including UNIX. Threads are used in a wide variety of roles within the applic­
ations [98] and form an increasingly important p a rt of real-time support [99] 
including the POSIX real-time thread specification in  ISO 9945-4.
3.3.5 Distributed Parallel Systems
While most traditional architectures contain a single processor, an increasing 
num ber of systems take advantage of parallel processing [100]. Support for 
multiple CPUs in operating systems varies widely. Some traditional systems
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such as UNIX have been enhanced to provide some multi-processor aware­
ness [101,102]. However, this multiprocessing is, by necessity, tagged-on and 
is never fully integrated with the other facilities. Therefore, it is usually limited 
in both scope and efficiency. In contrast, more recent systems provide support 
for multiprocessing from the design stage onwards [103].
An important consideration in a multi-processor system is load balancing. 
This involves the appropriate distribution of processing tasks across the mul­
tiple CPUs so as to maximise performance. The scheduling of tasks across mul­
tiple processors is a particularly hard problem, especially if taking into consid­
eration the unequal distribution of resources between the different processors 
and the special requirements of the various tasks.
3.3.6 Process migration
Noting again that the operating system m ust match the system resources to 
the requirements, one very useful feature provided by some operating systems 
is process migration. Most multiprocessor systems provide load balancing 
as a method of matching the CPUs to the requirements of the tasks. However 
load balancing is performed statically, that is, the processor on which a task will 
execute is selected at the start of the task and may not be changed afterwards, 
leading to suboptimal solutions.
Process migration is a dynamic load balancing mechanism, where a program 
can be moved from one CPU to another during its execution [104,105]. In most 
complex systems, where the processing requirements of the tasks cannot be 
determined before the execution process, migration provides the only reliable 
method of load balancing.
It must be noted, however, that process migration is still very much a research 
issue [106]. Many problems are associated with selecting the task to move, its 
destination processor and ensuring that the environment of the tasks remains
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unperturbed by its migration. Since a task uses other resources in addition 
to the CPU, care m ust be taken to meet all of its resource requirements in 
migration. The issues concerned with migration in a heterogeneous system are 
even more complex.
Although some work has been done elsewhere on providing a transparent 
process m igration mechanism under Helios [107], it was of highly experimental 
nature and unsuitable for general use.
3.3.7 Microkernels__________________________________
In a traditional operating system, the kernel performs a multitude of resource 
m anagem ent functions. The alternative approach which has lately become 
very popular, is to only provide the management of only the basic resources 
and message-passing functions in the kernel and move most of the resource 
management code to separate programs known as servers. This design is 
known as a microkernel since the resulting kernel is very small in contrast 
to traditional monolithic kernel designs4 . The idea of the microkernel is not 
new and similar systems were developed in the late 1960s, for example the 
RC4000 [108].
The microkernel approach has many advantages. The kernel, due to its key 
role in an operating system, cannot be easily manipulated while the system is 
running. The removal of code from the kernel to server tasks allows its beha­
viour to be easily altered. This also has the benefit of the normal system man­
agement mechanisms, including protecting the code from accidently affecting 
other servers and ability to swap it to disk if necessary.
However, microkernels also have their faults. The most significant one is the 
time overhead incurred while switching the processor context between a num ­
ber of tasks as shown in figure 3.3. The majority of the delay is caused by the
4Other paradigms of OS design, such as virtual machine used by VM/370 [103]
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protection information and may in fact be thought of as the price of the extra 
safety provided by this compartmentilisation. Careful message passing design 
can of course minimise this overhead. Liedtke [109] found substantial perform­
ance improvements from small changes to the inter-process communications 
mechanism, ranging between 10% and 160%. However to eliminate the prob­
lem, two possible solutions exist:
O The system context size may be reduced, by using, for example, a single 
memory map with no protection between tasks, which is the path taken 
by Helios. While this loses the safety benefit of microkernels, it still retains 
the configurability and modularity.
O Tasks may be dynamically, that is, at run time, moved between being 
executed in the kernel or in a separate server task, as done by Chorus [83]. 
This gives the maximum flexibility with the user able to run most often 
used servers in the kernel while retaining the safety of separate servers 
for more experimental modules.
Microkernels also suffer from secondary effects, such as the reduced effective­
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Figure 3.3: A system call path in different kernels.
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3.3.8 Fault Tolerance________________________________
Traditional operating systems were developed for localised hardware environ­
ments, which could easily be controlled. Any hardware failure would have a 
substantial impact on the capacity of the system and would almost always be 
handled immediately by operators. However, as large distributed systems de­
veloped and users' expectations of reliability were raised, it became necessary 
to cope w ith hardw are faults while minimising their impact. Fault tolerance 
or the ability of a system to remain functional in the presence of faults, is a com­
plex subject, which is described in detail in references [111].
Fault tolerance usually begins with detecting the error. Then an appropriate 
corrective action has to be taken. This may include limiting the extent of the 
effect of the failure (containm ent) or taking corrective action, which hides 
the occurrence of the error from higher layers (masking). This is followed by 
repair of the faulty component or its replacement and recovery of system state 
before failure [112].
In real-time systems, errors may be classified in the following hierarchy [113]: 
omission failure no result is ever produced.
timing failure the result is produced too late.
response failure the wrong result is produced.
3.3.9 Heterogeneous systems
Most multi-processor systems consist of an ensemble of identical processors. 
Even if the processors are not exactly identical with respect to the communica­
tion medium or do not have an identical specification, they usually retain bin­
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ary compatibility. Some architectures however combine many completely dif­
ferent processor architectures. Such systems are known as heterogeneous 
and require special support [114-116].
One problem is that the different elements of the system may have different 
capabilities which should be taken into account in load balancing. In particu­
lar, the hardware m ay contain general-purpose processors, graphic accelerators 
or Digital Signal Processor s. (DSP s.) The communication between systems 
which use different data formats, protection mechanisms and naming schemes 
is also a complex problem [117,118]. Another issue is the format of executables. 
In systems with few processor types, separate binaries may be stored. This ap­
proach was used by Apollo in their 68000/88000 mixed machine networks run­
ning Aegis operating system [119]. However, w ith a large num ber of architec­
tures, this results in  cumbersome binaries with lots of duplicated data.
A different technique is to store the programs in an intermediate form and 
translate them to the target language at load time, which is the approach taken 
by Taos [120]. The main problem here is discovering an intermediate repres­
entation which can both be quickly translated into varying architectures and 
which also results in efficient code. This is a truly challenging task considering 
the diversity of various processor architectures. For example, the number of re­
gisters available in various processors, which is central to efficient code gener­
ation, can be as high as 250 or as low as 2. However, some research done on the 
Oberon system by Franz [121] suggests that the load-time generation of code 
may have performance benefits even on a homogeneous system. Most recently, 
the progress made in standardising architecture independent object formats 
has culminated in Architecture Neutral Distribution Format (ANDF) spe­
cification, developed by Open Software Foundation (OSF) and Defence 
Research A gency  (DRA) [122].
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3.3.10 Wide Address Spaces
The development of new processors with 64-bit data and address buses, such 
as the MIPS R4000 [123] and the DEC Alpha [124], has given the operating 
system developers vast virtual address spaces. In a 32 bit system, the amount 
of physical storage is likely to approach or even exceed the virtual address 
space. This forces the designer to provide a separate address space for each 
process and limits the use of other mechanisms, such as memory-mapping of 
files. Wide address spaces free the designer from these restrictions and allow 
the use of single address space w ithin a machine and even within a network, 
resulting in a simpler yet more powerful systems. New operating systems 
based on this approach are currently being researched and include Opal [125] 
and Pegasus [126].
It may seem that the 18 quintillion bytes provided by a 64-bit address space will 
be adequate for the foreseeable future. However, much the same could be said 
about 32-bit address spaces at the time of their introduction. Even the huge 64- 
bit space is no t adequate for global object addressing in a world-wide network5 
and will undoubtedly be eventually replaced by 128 bit.
3.3.11 Standardisation_______________________________
Traditionally the operating system for a piece of hardware has been developed 
by the manufacturer in order to provide the users with some basic functionality. 
More recently, portable operating systems have been w ritten using high-level
5 In a network of 10 million computers, each generating ten 10 Kbyte objects every second, 
18 Ebyte address space would be used up in under 7 months. This calculation does not take into 
account the inefficiencies resulting from orthogonal address assignment, which in the case of 
a similar allocation on the Internet is less than 1%.
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programming languages, and used on a num ber of different architectures. One 
of the first systems to be implemented in high-level language was Multics [82], 
which is written in PL/I. Unfortunately, the system required a num ber of un­
usual hardware support features, which are only present in the GE 645 machine 
for which it was written. On the other hand, UNIX, which is w ritten in C, makes 
very few assumptions about the hardware, allowing it be ported to a vast array 
of architectures. Presently, the standardisation committees are coming round to 
the task of standardising operating systems.
Various efforts at standardising an operating system have centred mostly on 
the UNIX community, due to its history of proven portability. As UNIX 
gained wide-ranging popularity, a large num ber of mutually incompatible ver­
sions developed. Efforts to standardise these were undertaken by AT&T, who 
are the originators of UNIX, in the "System V Interface Definition" or SVID 
standard [127,128]. However, large numbers of UNIX users were running 
the Berkeley Software Distribution (BSD) version [129], which provided en­
hanced features. Still other recommendations for portable software were pro­
duced by X/Open, an international consortium dedicated to the advancement 
of open systems [130]. This resulted in considerable incompatibility between 
different variants of UNIX [131]. Fortunately, the national standardisation bod­
ies have stepped in with the "Portable Operating System Standard" or POSIX . 
POSIX is based on a mixture of AT&T and BSD featured, and is defined by the 
International Standards Organisation standard 9945 [72].
Other bodies are attempting to standardise parts of operating system services, 
with particular view to inter-operation between different systems. The Open 
Software Foundation (OSF) has specified its Distributed Computing Envir­
onment (DCE) [132].
In addition to operating systems, various efforts are under way to develop 
inter-operation standards based on other paradigms, in particular the object 
oriented approach. Although such standards do not specify a conventional 
operating system, the functionality defined by them is traditionally associated
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with operating system services making them relevant to this discussion. The 
most prominent among the object oriented standards include Object Man­
agem ent Group 's  (OMG's) Common O bject Request Broker Architec­
ture (CORBA) [133] and IBM's System O bject Model (SOM) [134].
3.4 Helios
The Helios operating system is rarely used on stand-alone computers. It is 
mostly installed on additional processors which are used to improve the per­
formance of a general-purpose computer. Therefore, a typical Helios configur­
ation includes a front-end machine, which is usually running its own operating 
system like UNIX or MS-DOS, with Helios controlling only the accelerator pro­
cessors.
Helios is built around a message-passing microkernel, which provides only ba­
sic task control and message passing facilities. All other facilities are provided 
by a collection of servers. Most of these servers are executed as normal Helios 
tasks. Some servers provide processor-specific functionality and hence are du­
plicated on every CPU. Others provide global services and may be run  on one 
processor somewhere in the network. The only exception is the IO server. The 
IO server is a server task which is run  on the front-end processor and provides 
a number of external interface services, such as access to devices.
3.4.1 Helios Namespace
At the time of its development, the main innovation of the design of UNIX was 
its simplicity. This arose as a result of the limits of the target architecture, which 
was a PDP-7 computer. The enduring popularity of UNIX stems largely from its
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minimalistic approach, which m ade the system easy to use and understand6 . 
One of the simplifications introduced by UNIX, was a reduction in name-spaces. 
Rather than provide a separate mechanism to access devices, the system uses 
special files to represent peripherals [135]. Each device file is treated by 
the operating system m uch like an ordinary file, bu t any accesses to it are 
forwarded to the corresponding device driver instead. This unification of two 
previously separate name-spaces reduces the num ber of concepts which the 
operating system and its users have to handle and results in a more regular and 
powerful architecture.
Helios extends this philosophy while retaining backward compatibility with 
UNIX. Under Helios, all system objects share a single name-space. This includes 
networks, processors, servers, tasks, modules, users, devices and files. This ap­
proach results in a very conceptually simple system. For instance, terminating 
a task can be performed by deleting the corresponding task object. Most of the 
operating system designers now agrees that a single name space is a good idea. 
In fact, m odem  versions of U NIX usually include a /p r  o c filesystem which maps 
processes into the file name-space.
To maintain backward compatibility with UNIX, Hellos uses a hierarchical 
namespace. However, the UNIX namespace forms only a sub-tree of the He­
llos one. A typical Helios name tree starts at the network level, containing pro­
cessor entries, which in tu rn  contain server entries and finally the objects within 
servers. The entire UNIX file-space forms a tree under the file server entry. An 
illustration of the overall structure m ay be seen in figure 3.4. Different servers 
contain different types of objects. For example the entries in the sm (session man­
ager) server will correspond to the user sessions.
However, simply using a similar structure to UNIX does not provide He­
lios with the desired level of POSIX compatibility. To achieve that the sys­
tem m ust allow the definition of similar standard path names. For instance,
Unfortunately, modem UNIXes have suffered badly from lack of coordinated development, 
resulting in the kernel increasing in size one hundred times.
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Figure 3.4: A typical Helios name tree.
the POSIX password file should be named by the path name / e t c/pas svd. 
Also, the users would rarely appreciate the very long pathnames necessary 
to name objects in the Helios namespace. While the full name of a task, like 
/net 1/procO 1/tasks/worker, may often be necessary to uniquely specify the 
desired program, similar pathnames are unacceptable when referring to fre­
quently accessed entities, such as user files.
Therefore Helios needed to modify the UNIX name resolution rules. UNIX re­
cognises two types of paths: absolute paths, which start with a /  character 
and relative paths which do not. Relative paths are processed starting from 
user's current directory, while absolute paths are processed starting from the 
top of the system name tree or root directory using UNIX terminology. Helios 
uses a very similar scheme, however its absolute paths name objects starting 
at server level or above. Therefore, the object Is  in figure 3.4 can be specified by 
using any of the following paths:
O /subnet/IO/files/bin/ls
O  / I O / f i l e s / b i n / l s
O  / f i l e s / b i n / l s
Any ambiguity resulting from this scheme is resolved by using the object 
nearest to the process which is using the name, where distance is rather loosely
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defined in terms of effective communication delay. In fact this ambiguity is ex­
tremely useful in allowing simple extension of the functionality of the system 
servers. Any server may be in effect "masked" by an identically nam ed server, 
which is closer to the client program. For instance, any client executing on pro­
cessor /s u b n e t /0 2  which request object / r a m / f i l e l  will obtain a connection 
to / su b n e t /0 2 /r a m /f  i l e l  instead of /s u b n e t /0 1 /r a m /f  i l e l .  This is because 
the closer /su b n e t/0 2 /r a m  sever masks the identically-named /su b n e t/0 1 /ra m  
server. Such a server can provide extended functionality, for instance caching, 
although it should be noted that a caching server would violate the principle of 
statelessness, adhered to by Helios for all its servers, as described in section 3.
This scheme alone does not provide POSIX name compat­
ibility, since the aforementioned password file would still have to be referred 
to as / f  i l e s /e t c /p a s s w d .  However, Helios does in addition provide an a l i a s  
server, which allows the creation of an arbitrarily nam ed server, which acts as 
an alias for a specified path name. Hence a server named e t c  may be easily cre­
ated, which forwards requests to the path / f i l e s / e t c ,  resulting in the correct 
behaviour. Such name translation may be performed for all POSIX-mandated 
directories.
The implementation of the naming policy described above is done in a distrib­
uted manner. This is essential to avoid the performance and reliability penalties 
of a centralised name server. Various different methods of implementing nam­
ing schemes are currently in use [136]. Helios uses a combination of a flood- 
search7 for the name combined with a local cache to accelerate the process. The 
search returns the first matching object found, which results in the somewhat 
loosely-defined ambiguity resolution described above.
Simultaneous search through every connected link which "floods" the network of pro­
cessors and stops when all nodes have been interrogated or the requested name has been found. 
This process is a distributed equivalent of broadcasting.
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3.4.2 General Server Protocol_________________________
Since most of the facilities provided by a micro-kemel are supplied by the 
server programs, the system operation depends on a large num ber of serv­
ers and hence Helios defines a standard communication protocol for interact­
ing with the servers. This protocol is known as the General Server Pro­
tocol (GSP) and defines a standard structure for messages. The protocol op­
erates on Objects which represent the entities manipulated by the particular 
server. For example, requests to the task server will manipulate tasks using the 
same protocol as requests for files to the files server.
Each GSP message contains a 32-bit request c o d e , if it is a request or a 32- 
bit error co d e , if it is a reply. The request codes are defined by composi­
tion of three fields, which describe the protocol class, subsystem and func­
tion co d e  of the request. The protocol class allows separation of GSP and 
other, user-defined protocol messages. The subsystem defines the standard 
server, for which the request is destined and the function code specifies the 
operation to be performed. A n example of a simple request code, in hum an 
readable form, is GSP:IO:Open, which represents a GSP request for the In­
pu t/O utpu t Open function. The error code is hierarchically organised into the 
error class specifying the severity, subsystem which caused the error, gen­
eral error co d e  which identifies the kind of error and error object identify­
ing the object type for which the error has occurred. An example of an error 
code is Fatal:Task:Protecfed:Module.
In addition to the error codes, the message itself contains the data necessary to 
perform the requested operation. Since the hardware on which Helios is used 
cannot guarantee reliability, GSP is designed to cope with unreliable commu­
nication network and frequent server crashes. This is achieved by making the 
servers stateless, so that if they should crash no state will be lost, and the re­
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quests idem potent8 , so that in case of a suspected communications failure, the 
message m ay be repeated without undesirable side effects.
The use of stateless servers to achieve robustness has many precedents includ­
ing, most notably, the UNIX Network Filing System (NFS) [137]. However, 
while relatively simple to use, such protocols result in considerably larger mes­
sages. This is because a server state is normally used to hold the data common 
to multiple messages which with a stateless server has to be replicated in every 
request. For instance the smallest NFS read request is at 138 bytes long. There­
fore, completely stateless protocols are becoming replaced by more complex 
protocols, which retain some state in the server yet allow for recovery in case 
of failure. Examples include the Spritely NFS system [138] and Andrew Filing 
System (AFS) [139].
For the above reasons, GSP is also not completely stateless. In addition to 
manipulating Objects, GSP allows the creation of a reference to the data content 
of an object, which is called a Stream . The stream is obtained by issuing an 
O p en  request to the relevant server. This allows the object location and access 
permission checking to be performed once for each stream and then cached 
in the server. Although this makes the server strictly-speaking state-full, the 
recovery of this state is trivial and done automatically by the client library by 
reopening the object, should the server fail to recognise the stream reference.
3.4.3 Fault resistance________________________________
To achieve some degree of fault resistance in  a system w ith no hardware 
memory protection, the Helios design follows some general guidelines. Firstly, 
as described above, all system servers remain almost stateless, allowing a 
crashed server to be restarted without loss of information.
8That is, defined in such a way that multiply repeated requests have an effect identical to a 
single request.
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Helios also provides for a checker task which scans the code of all modules 
loaded into memory and verifies their checksums. If corruption is detected, the 
offending module is reloaded from disk and a warning is issued. Other systems 
use similar schemes to ensure errors are caught as early as possible [140].
However, the lack of memory protection cannot ensure the survival of the oper­
ating system in the case of a serious software failure. In fact, the only protection 
provided by the hardware is between two communicating processors. There­
fore, Helios provides processor recovery as the last line of defence against cata­
strophic failures. If a processor fails to acknowledge messages, its neighbour 
will, hardware permitting, reboot it.
3.4.4 Security
Security is even harder to provide than integrity or fault resistance, without 
memory protection, since measures which are likely to detect random corrup­
tion can easily be evaded by an intelligent perpetrator. Additional difficulty 
stems from the distributed nature of the system. Many secure access schemes 
developed use a central authorisation server. Such approach works admir­
ably well in  systems which verify authorisation on a per-server basis, such as 
the Kerberos system [141] developed for Project Athena [142], a distributed 
workstation environment. However, Helios uses a single protection mechan­
ism to authorise access to every object and consequently the number of permis­
sion checks issued would swamp any central authorisation resource.
For a security-conscious environment, Helios requires that the system servers 
execute on a separate processor. Furthermore, the processors must be allocated 
on a per-user basis, since any user application running on a processor m ay com­
promise security of any other program on the same processor. The authorisa­
tion system is fully distributed and uses encryption to ensure security. Each ob­
ject on every server is associated with a secret identifier which, together with
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the access restrictions, is used to build-up a capability . This capability is then 
passed to the client which owns the object in question and may then be distrib­
uted or stored by this client. Every request, including in particular an O pen  
request, m ust contain the capability in the message body. The capability is then 
verified by the server before processing the request. This of course m eans that 
any processor which is used to forward messages between the client and server 
may intercept and copy the capability. Therefore, to ensure security, every un­
trusted processor must have a direct link to the trusted processors which it uses.
Capability-based security mechanism are used in many distributed operating 
systems, including Amoeba, which is described in section 3. Unlike many 
systems, Helios allows the clients to handle the capability data directly [143]. 
This does result in some potential security problems, since the client m ay try to 
guess a valid capability. Also, the distinction between granting a client access 
to an object and allowing it to grant access permission to other clients cannot 
be enforced [144]. However, given that the Helios hardware is not expected to 
provide memory protection, the alternative of handling capabilities securely 
by the kernel is impossible to implement. It should be clear that in a context 
where security is important, for instance the Department of Defence Orange 
Book classification scheme [145], a single processor Helios can only achieve 
the minimal rating, on par with unprotected systems like MS-DOS, while even 
multi-processor Helios configuration cannot match secure versions of UNIX.
The Data Encryption Standard (DES) [146] is used encrypting the capab­
ilities to minimise risk of successful guessing or cryptographic attack. DES is 
deemed adequately safe for this application, although doubts rem ain as to its 
long-term cryptographic strength [147]. Many other authentication schemes, 
including Kerberos, prefer Rivest-Shamir-Adleman (RSA) cipher [148], due 
to it sounder mathematical basis and un-symmetrical nature9 . See Sim­
mons [149] for further information on crypto-systems.
9That is, uses different keys for encryption and decryption. This property is extremely 
useful, as it eliminates the difficulties with key distribution, which normally hamper crypto­
systems.
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W hen a new user wants to enter the system, he m ust have his identity verified 
by the login program, which uses a standard UNIX user name and 8-character 
password. The user's shell is then  started and given capabilities for the home 
directory. With this capability, the user may explore his directory space. Helios 
uses a quite complex scheme for allowing hierarchical protection of objects 
within directories, bu t its description is deemed to be beyond the scope of this 
thesis.
3.4.5 Other Microkernel Operating Systems
Helios is not the only operating system  which incorporates m odem  features. In 
fact, the design of Helios is based on a previous operating system developed 
by Prof. Tannenbaum at the Vrije University in Amsterdam called Amoeba. 
Amoeba incorporates many of recent developments in operating system think­
ing.
Many other operating systems are being developed around the micro-kernel 
principle. The most notable of these are:
A m oeba  as mentioned above, is developed by Vrije University uses a
microkernel-based design. The system assumes that the hard­
ware consists of a processor pool in addition to the user's work­
stations and controls the distribution of CPU-intensive tasks 
across this pool [150]. Amoeba uses capabilities for protection 
and defines its ow n programming language (Orca [151]) and file 
server (Bullet). M any of Amoeba's features are present in Helios.
Chorus operating system implements m any novel features including
load balancing and  process migration. Chorus minimises the 
overhead problems, which haunt microkernel designs by allow­
ing movement of servers between user and kernel spaces dy­
namically. This allows the user to decide at run time which serv-






ers are robust enough to be placed in the kernel space. Chorus 
achieves UNIX compatibility via an interface layer.
kernel, developed at the Carnegie Mellon University, is argu­
ably the most popular microkernel around today. The sys­
tem integrates virtual memory with its message passing facil­
ities. Mach provides a UNIX compatible server and is used as 
the basis for new operating systems, including Hurd [152] de­
veloped by the Free Software Foundation (FSF).
is not strictly-speaking a microkernel system. Instead the sys­
tem consists of a collection of cooperating objects which inter­
act to provide the services [153]. The system is written in the 
Oberon object-oriented programming language and provides a 
unique windowing system. Oberon has achieved remarkable 
portability and performance, partially due to its design prin­
ciple, which was to discard all non-essential features.
is under development by the AT&T laboratories as their next 
general purpose operating system [154]. Its computational 
model is similar to that used by Amoeba and is based on a pro­
cessor pool connected to a user's workstation. Like Oberon, 
Plan 9 defines its own windowing environment called 8 |.
provides virtual-memory based file access and process migra­
tion facilities [155].
or New Technology is the current commercial system de­
veloped by Microsoft, mainly for the PC-compatible market. It 
uses few interesting solutions and has limited portability, but 
is included here due to its certain future wide-spread popular­
ity [156].
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A recent trend in research operating systems is the development of a system 
programming language or a windowing system together with the operating 
system
with the de facto standards, such as ANSI-C and X window system suppor­
ted only later, for backward-compatibility. Systems which have followed this 
approach include Oberon and Plan 9 systems described above as well as the 
Photon windowing system designed for QNX [157]. While many of such sys­
tems introduce minimal innovations and are unnecessary, their proliferation 
reflects certain inadequacies in the standard tools, many of which have sacri­
ficed efficiency for generality. For example, X window system is notoriously 
demanding on resources, with the X11R5 server for a DEC Alpha occupying 
22 Mbytes of virtual memory.
Many even more exotic systems are under development, including Syn­
thesis [158], MUSE [159], work done as part of the Japanese TRON pro­
ject [160], ARTS [161], Spring system developed by Sun Inc [162], HAR- 
TOS [163], MATURI [164], CHAOS [165], MARC [166], Hawk [167] and Pe­
gasus [168].
The reasons for selecting Helios, which have already been described in sec­
tion 3, included technical criteria and availability of source code. In addition, 
most of the systems described above would require considerable modifications 
to operate in a host-accelerator environment, like the one used in this project.
3.4.6 System structure
As already stated, the Helios system consists of a kernel and a num ber of serv­
ers. The Helios kernel is itself split into two components: the executive , which 
contains the hardware-specific parts, and the remainder of the kernel, which 
should be relatively portable. The separation of the architecture-dependent 
code took part during the ARM and Motorola 68000 ports of Helios.
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The interface between the executive and the kernel is defined by Beskeen [+2\. 
The executive provides low level scheduling, synchronisation and communic­
ation primitives and is described in more detail in section 3. The functionality 
of the executive and its interface to the kernel is based on the facilities provided 
by the Transputer processor. Simply put, in non-Transputer ports of Helios 
the executive replaces the extensive scheduling and communication support 
provided by the Transputer hardware.
Just as the executive forms a part of the kernel, the kernel itself forms a part 
of the nucleus. The nucleus is the name used by Perihelion to denote all the 
code loaded into the processor at boot-up time or resident in on-board ROM. 
This code is essential to the correct operation of the system and it m ust remain 
resident to all times. In a conventional system, this would consist solely of the 
kernel, but microkernel systems delegate a large part of the kernel functionality 
to servers, without which the system is virtually useless.
In the case of Helios, two vital servers must be loaded before the system can 
proceed: the task server and the loader . Without the task server, further 
tasks, including other servers, could not be started. The loader server is re­
sponsible for managing modules which are loaded into memory. Notably, it is 
responsible for dynamically loading and linking executed code, unloading un­
used modules, verifying module integrity and performing some simple startup 
manipulation.
In addition to these two servers, the nucleus contains the utilities , system  
and server shared libraries, which are used by the two servers. The resulting 
nucleus is illustrated in figure 3.5, with arrows in the diagram  representing uses 
relationships.
The executive
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Figure 3.5: The structure of Helios nucleus.
As was mentioned above, the executive forms the inner-most part of the kernel. 
Despite it being at the lowest level of the operating system hierarchy, large sec­
tions of the executive are written portably in ANSI C [169], with only the most 
low-level functions implemented in assembler. Some other routines, which are 
vital to performance are also implemented in assembler. For instance, block 
memory operations, which account for 20-30% of time taken in most kernels 
by 1/O intensive operations [110], are hand-coded in assembler. Unfortunately, 
no standard reference implementation of the portable part of the executive is 
available and consequently the entire code has to be recreated with each port, 
although past implementations may be used for guidance.
A large part of the executive is concerned with task scheduling. While any 
operating system requires some low-level support in order to swap processor 
state, Helios demands quite extensive scheduling support from the executive. 
This is because the Transputer [69], for which Helios was designed, implements 
task scheduling in hardware10 .
Three The Helios operating system 65
The Helios kernel does make some assumptions, which dictate some parts of 
the executive implementation. The tasks which are waiting for the CPU have 
to be held in queues, one for each priority. The tasks which are running at the 
highest priority are not pre-emptable, which again imitates the behaviour of the 
Transputer hardware scheduler. This allows the kernel to use such tasks where 
it needs to perform a sequence of operations which should not be interrupted. 
Such operations are known as atom ic and their interruption may result in a 
race condition.
A race occurs when the exact behaviour of the system is dependent on uncon­
trolled timing behaviour of some components. This is undesirable, since the ex­
act timing of a software component depends on many factors and is not predict­
able, resulting in unpredictable system behaviour. In addition, the interruption 
of an atomic sequence can result in corruption. To avoid these problems, most 
systems use an exclusion mechanism , the most common of which include 
semaphores, monitors [171] and rendezvous [172]. The Helios approach is 
functionally equivalent to a single global semaphore, which is locked whenever 
a high-priority task is scheduled. Although this solution is less efficient than 
multiple locks, it does reduce system complexity and eliminates some possible 
errors.
Despite making some assumptions, the executive interface does attempt to 
achieve hardware independence wherever possible. For example, the execut­
ive may implement an arbitrary num ber of physical priority levels, which the 
kernel manipulates by using a set of 65536 logical priorities.
All currently available ports of Helios use a multiqueue round-robin sched­
uler, much like the one used by UNIX [128,129]. Unlike UNIX which usually 
implements around one hundred priority levels, the number of levels used by 
Helios varies between two and eight. This relatively low number of priorities
10The Transputer is by no means unique in providing such high-level mechanisms. In­
tel 80286 and later processors also provide task scheduling, while other architectures, such as 
the intel 432 provide even more complex haidware support [170]
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is justified by Helios' lack of a high-level scheduler.
Shared library structure
The benefits provided by shared libraries are well understood and mechanisms 
used for providing them are not new. However, efficient and flexible imple­
mentation of dynamic linking is still generating further research [173,174] Also, 
in Helios, the vast majority of system interaction takes place via the shared lib­
rary mechanism, including the interaction between tasks and the kernel, which 
m ay therefore be viewed as just another shared library.
Under Helios an executable program  consists of a sequence of modules. Each 
module either contains code or a reference to the code in a shared library. Each 
module has a slot number which is assigned at link time. Each shared library 
uses a reserved slot number. For example the Kernel, being a shared library, 
occupies slot 1. When the program  is loaded into memory, the data block 
required by each module is allocated and the pointers to these blocks are put 
in the module table. The data blocks contain pointers to code in addition to 
the data, which allows the code blocks to be loaded at arbitrary locations in 
memory.
W hen accessing a data or code defined in another module, or in case of a 
shared library even in its own module, the address has to be calculated from the 
module table. This allows two programs to share the library code while using 
two separate data areas for the library as shown in figure 3.6. This combined 
w ith relocatable code generation allows the use of shared libraries even without 
hardware memory management unit.
Obviously this approach incurs at least one extra memory access overhead on 
every static data access and every inter-module calL This penalty is minimised 
by keeping the module table pointer for a task in a reserved register. In any 
case, an equally large overhead is caused by dynamic or late binding used





P r o g  1 





P r o g  2  










Module Tables Data Blocks Code Segments
Figure 3.6: Helios module table mechanism.
in some programming languages, such as C++ [175], where the dynamically 
dispatched functions are known as v ir tu a l. Other operating systems which 
provide shared libraries suffer similar penalties. For instance, modem  versions 
of UNIX, such as Sun OS and IRIX, use a Global Offset Table much like the 
module table which requires the same indirection [176].
The object file format
An object file, in addition to storing the compiled machine code, has to hold 
information for the linker. This information is used by the linker in combining 
multiple object files into an executable. The linker simply uses the values of 
symbols defined in one object to alter the code in another object. Therefore,
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every object file must contain definitions of its symbols and the description of 
which bits of data to alter in response to the values of other symbols.
Helios defines a standard object file format which is common across all architec­
tures. The format used is known as Generic Helios Object Format (GHOF) 
and allows sharing of code for large parts of the loader server, assembler, linker 
and other utilities between different Helios implementations. The format is 
defined in reference [3]. In GHOF, the object file consists of a header followed 
by a sequence of items. Each item is either a definition of a symbol or a patch. 
Patches define the changes which have to be made to a particular bit of code 
and may be nested to considerably increase the expressiveness of the scheme.
A simple example of a hypothetical object file in readable form is shown in 
figure 3.7, together with pseudo-assembler from which it would be generated. 
The GHOF information is shown in sanf-serif font, while literal data, such as 
strings and machine code, is displayed in italics. The nesting of patches is 
shown by indention.
DEFINE labell
l a b e l  1: EXPORT labell
lo ad  #10, a CODE load #10, a




Figure 3.7: An example of assembler and generated GHOF.
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3.4.7 Portability
While there are few universally accepted parallel system standards, Helios 
provides better than average portability by supporting a number of UNIX-like 
standards. Compatibility libraries allow emulation of standard UNIX Berke­
ley Software Distribution (BSD) calls and POSIX calls. The X window system 
is also supported on hardware which provides bit-mapped displays. All these 
facilities allow for relatively easy porting of serial applications between UNIX 
and Helios, and, in fact, a large proportion of Helios utilities are public domain 
UNIX utilities which have been compiled under Helios.
he Helios operating system provides support for distributed hard­
ware environments, very much like the platform available for this 
project. The system meets all of the criteria imposed by the circum­
stances of this work and provides a software infrastructure under which applic­
ations may be developed and tested.
Chapter Four
The porting of Helios to the i860
his chapter describes the porting of Helios operating system to the 
int0 l 80860 processor. For brevity, the ported version of Helios shall 
be called Helios/860. The description follows chronological order 
and it is assumed that the reader is familiar with the details of the system 
structure, covered in chapter 3.
The Helios source is written using ANSI C and assembler. The ANSI C is 
compiled using NorCroft C compiler to generate Helios-format object files for 
i860 prior to this project1 . The assembler uses a macro preprocessor, which 
forms a part of the Helios distribution, known as Assembler Macro Prepro­
cessor (AMPP) and an i860 assembler which was written before this project 
begun.
4.1 Writing and testing the executive
The porting of any operating system must include the implementation of its 
core hardware interface functions, which, by their very nature, are not portable 
between architectures. In the case of Helios, all the hardware interface code is 
concentrated in the executive, which forms the inner-most part of the kernel. 
Hence the first step in the porting of Helios to the i860 was the implementation
1 Although various modifications and corrections had to be made during the project
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of the executive.
4.1.1 Scheduling
The Helios/860 port uses four priority levels, which allows some degree of pri­
oritisation (for example, raised priority for the servers, which improves over­
all system performance) while maintaining relative simplicity. The processes 
which are waiting for the CPU are kept in separate queues for each priority2 . 
For each priority queue, there is a corresponding interrupt queue, which is used 
to hold processes made ready to run inside an in terrupt handler routine. A sep­
arate set of queues is used because the interrupt m ay have occurred at a time 
when the main priority queues are in an inconsistent state. The contents of the 
interrupt queues are added to the content of the norm al scheduling queues by 
the scheduler, just before the next process is scheduled. Since this is performed 
with interrupts turned off, no race problems can occur.
As mentioned in section 3, the highest priority processes are not pre-emptable 
and hence are used for atomic operations on kernel structures. However, in 
addition, care m ust be taken to avoid race conditions created by interrupts as 
described above, since high-priority processes are no t immune to them. The 
executive is designed to ensure that the periods w hen the processor interrupts 
are turned off are kept to a minimum, minimising interrupt latency. This aim 
is achieved by:
O  Using high-priority processes, wherever possible, instead of turning off 
interrupts to achieve atomicity.
O  Disabling interrupts from a specific device, rather than all the processor 
interrupts, if the protected structure is only accessed by code responding 
to the one device.
2It is basically a prioritised round-robin scheduler, very much like the UNIX scheduler [128]
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However, in some cases, the disabling of processor interrupts cannot be 
avoided. Probably the longest period over which interrupts are disabled is the 
time during which the trap handler code is saving or restoring the processor 
state, which is discussed further in section 4. Processor interrupts also have to 
be turned off to avoid race conditions. For example, consider the device hand­
ling code, illustrated in figure 4.1. Unless the processor interrupts are turned off 
before the device interrupt is enabled, the device can complete the request and 
interrupt before the suspend request, which would then suspend the process 
indefinitely.
oldlnt := disable_processor_interrupts () th is  s t a t e m e n t  p r e v e n t s
a  p o s s ib l e  ra c e
enable_device_interrupts ()
suspend (current_process) s u s p e n d s  c u r r e n t  p r o c e s s
, „ ^  ^ a n d  e n a b le s  p r o c e s s o r  in ts
th is  r e a c h e d  o n c e  p r o c e s s  is  r e s ta r te d  a f te r  in te rru p t
restore_processor_interrupts (oldint) r e s to r e  o r ig in a l c o n d it io n
o f  p r o c e s s o r  in te r r u p t m a s k
Figure 4.1: Avoiding a possible race condition in I/O  code.
The processes in the i860 implementation have six valid states. These are
illustrated in figure 4.2 and consist of:
Starting initial state of the task. Each task assumes this state at the time
of its creation, to allow all the manipulation of process state to be
performed by the scheduler.
Running task currently executing.
Ready task currently waiting for the CPU, linked in one of the priority
queues.
Waiting task sleeping for a time period.
Blocked task waiting for an I/O  operation to complete.
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Interrupted task is processing an interrupt.
Waiting
tim eo u t
s le ep
sc h e d u le d
interrupt done>mReady ) Running Starting
interruptInterrupted
d e sc h e d u le d
link I/O State Transitions
transfer
co m p le te
process-initiatedBlocked
► interrupt-initiated
Figure 4.2: Valid task states in Helios/860.
Perihelion advise [^2] that, on processors which support a protected super­
visor mode, the entire kernel be run in this mode. However, the protection 
afforded by the hardware is not effective against problems with code run in 
supervisor mode. Hence, in order to maximise robustness and allow better 
debugging support, only some sections of the executive operate in supervisor 
mode. This does result in more traps, as control is being passed within the 
executive, but since Helios inflicts relatively small trap penalties, this was not 
deemed to be a problem.
4.1.2 Link I/O________________________________________
The principal communication between the i860 and the outside world takes 
place through the two link adapters. There are two separate device drivers for 
these adapters: a simple polling driver used during boot time and a combined 
polling-interrupt driver used under normal operation.
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The device driver used during system boot blocks further execution until the 
entire message is transferred. This driver operates correctly before the majority 
of the system (in particular the interrupt handlers) are initialised. After the 
kernel is started, the main device driver is used instead. This driver attempts 
to transfer each byte of the message for a fixed number of times, before giving 
up and suspending the current process until an interrupt is received. Care has 
to be taken to avoid race conditions as described in section 4.
4.1.3 Trap Handler
The i860 processor uses a single trap handler to process all interrupts, traps 
and exceptions3 . The trap handler is written predominantly in ANSI C, with 
entry and exit routines coded in assembler. Since some early versions of the 
Numbersmasher card generate timer interrupts 1250 times every second and 
the i860 has a large amount of state to save, care has to be taken to ensure that 
the interrupt handling overhead does not slow the processor. Fortunately, the 
RISC approach used by the i860 mandates that all state saving and restoration 
be done in software. While this does require large amounts of assembler and 
is somewhat slower than the hardware equivalent, it allows more flexibility in 
saving partial CPU state.
Most RISC processors are very fast w hen executing linear code, bu t have vary­
ing degrees of difficulty with control transfers, ranging from jumps to inter­
rupts. Exception and interrupt handling pose a particular problem, since the 
entire processor state has to be exchanged. This problem has been discussed 
in section 2. The i860 is particularly slow [76] in saving the full processor state. 
Fortunately, Helios uses a single-address space for all of the tasks, which means 
that the extremely expensive cache flushes can be avoided for normal context
3Using Motorola terminology, where an interrupt is an external hardware signal to the pro­
cessor, a trap is a synchronous or deliberate software interrupt and an exception is an asynchron­
ous software interrupt, as a result of a instruction fault.
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switches.
The original Helios/860 trap handler saved all the integer and some control 
registers, but none of the floating-point state, since the NorCroft C compiler 
which was used with the executive did not generate floating-point instructions. 
However, this was later expanded to include saving the remainder of the state, 
including all floating point registers, pipelined operations as well as providing 
some extended floating-point support, in anticipation of full floating point 
support.
The extended floating point support is necessary, because the i860 CPU does 
not implement full IEEE standard 754 floating point handling [177] in hard­
ware. Instead, in a num ber of special cases, an exception is generated and the 
software is required to complete the processing. For example, denormal4 oper­
ands for some of the floating point operations cause exceptions and need to be 
handled by the trap handler software [178]. Special processing is required by 
the i860 for these cases, well as several functional deficiencies of the hardware. 
The trap handler design was obtained from Microway Inc., although it had to 
be rewritten for use within Helios.
Many of the more recent processors consider the performance and complexity 
effects of precise exceptions to be unacceptable. These architectures [47,124] 
implement imprecise arithmetic exceptions5, where an exception caused 
while processing a pipelined instruction is not processed until later in the 
pipeline. This avoids having to save and restore partially processed instruc­
tions. Unfortunately, this does cause severe problems with debugging, since 
some instructions following the fault may be executed by the time the excep­
tion is received.
4That is, a floating point number which are valid, but are not in the standard representation
format mandated by IEEE 754, which permits multiple valid representations for some numbers.
A denormal number may be normalised without difficulty.
5Imprecise exceptions are not new. They were used by the IBM 360/91 computers in the
1960s[179]
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4.1.4 Ensuring correctness
The executive w as originally written using ten ANSI-C and four assembler 
modules. It consists of approximately 1700 lines of C source and 1200 lines of 
assembler. Hence, considerable effort has gone into ensuring that the resulting 
code is readily readable and easy to debug. To that effect, the C source contains 
over 600 comments including, in particular, a comment header on every file and 
function, as well as every non-trivial component of a structure or union.
Like other recent Helios ports, the assembler uses the macro pre-processor 
AMPP to maximise readability. Common multi-instruction operations, for ex­
ample loading a register with a constant value, are implemented using mac­
ros. Further macros are used to hide the bug work-arounds and restrictions 
imposed by the processor architecture, as described in section 4.
W hen the system was upgraded to Helios 1.3 (see section 4), a folding version 
of the Microemacs editor was obtained from Perihelion. A folding editor al­
lows the representation of a file as a hierarchy of regions, each of which may 
be shown in its full, expanded form, or compacted to a single line title. This 
feature adds greatly to the readability of source, which can then be viewed in 
a top-down manner. Both the C and assembler modules of the executive were 
converted to structure the source using this facility. An extract from the res­
ulting code structure is shown in figure 4.3, with nesting shown by indention. 
Folding is used to organise the code, by folding source of each function into a 
block nam ed by the prototype of the function and then organising these blocks 
into functional areas. While not as readable as literate programming6 , the
6 Literate programming is a technique where the documentation about a piece of code is 
embedded in the code. This provides a much more readable program than simple comments. 
The term was coined by D. Knuth during the development of his TfeX and METAFONT programs 
using Web [180].
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void Suspend (SaveState *)... 
void Resume (SaveState *)... 
void Restart (SaveState
void Restart (SaveState *p)
{




fo ld  open
fo ld  open
Figure 4.3: Structure of a part of the executive using the folding 
editor.
resulting source is considerably easier to absorb.
In order to ensure that any problems with the executive code are detected as 
soon as possible, numerous assert statements were placed in the code. These 
took various forms: a plain ASSERT which has similar semantics to the ANSI C 
a sse rt, an ASSERTMEM, which partially verifies the validity of a memory address 
or pointer and various asserts tailored to particular structures, which check 
the invariants and assumptions specific to their particular argument. While 
the mechanism used is not as comprehensive or efficient as some others, for 
example the compile-time verified invariants described by Rosenblum [181], it 
is adequate for this application.
The executive code is written to ensure that every function checks, wherever 
possible, the validity of all of its arguments, as well as any global elements it
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uses. Further checking is also performed at critical points. For instance, the 
scheduler verifies the validity of a saved process before scheduling it. Like the 
ANSI a s s e r t ,  all the checking features are implemented through macros and 
can be disabled resulting in no run-time overhead for optimised versions of the 
code.
The use of run-time checks in real-time programs can potentially create some 
very subtle problems resulting from small timing changes which alter the sys­
tem behaviour. While theoretically difficult to avoid, in practice such diffi­
culties are very rare, since the time taken by most debugging is relatively small 
as is the amount of timing-sensitive code.
4.1.5 Configuration management
The basic hardware platform for the Helios/860 implementation is the Num- 
bersmasher i860 card. However, this card exists in several variants, all of which 
had to be supported. The most significant variations between cards are:
(D Memory size varies between 8 M bytes and 32 M bytes, with the hardware 
able to support up  to 128 M bytes in the future.
© Timer interrupt frequency is either 100 Hz or 1250 Hz.
© Different masks of the i860 XR chip are used, which possess different 
hardware problems, described further in section 4.
In order to allow all variants of the board to be used with Helios, particularly in 
configurations where multiple versions are mixed in a single network, the first 
two parameters in the above list are automatically detected on boot.
The memory size is detected by assuming that the amount of memory is a 
power of 2 between 1 M byte and 128 M bytes and that the memory is decoded 
only on the least-significant bits. The detection works by storing a known
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value at a low memory location and then finding the next power-of-two ad­
dress which contains this value. For example, assuming 8 M bytes of RAM, 
after writing a magic num ber7 (for instance 12345678) to word at address 0, 
possible memory sizes are checked by reading words at addresses 1 M byte, 
2 M bytes, 4 M bytes and 8 M bytes. This last read will return the original value 
(12345678 in this example), because the memory decoding only pays attention 
to the bottom 23 bits of the address. To avoid problems with initial value of a 
memory word accidently containing the magic value, the value is then mod­
ified (by writing to address 0) and checked again (by reading from address 
8 M bytes). Care has to be taken to flush the data cache after memory modi­
fications. However, since the auto-detection takes place only at boot time, the 
cache penalties do not impact the performance of the system. The interrupts 
frequency is detected by a special-purpose routine, which times the num ber of 
loop iterations executed while polling the clock interrupt bit. The routine then 
calculates the interrupt rate in terms of the num ber of executed instructions and 
converts that to the frequency by assuming the chip clock rate.
While the memory and interrupt frequency can vary between boards, other 
parameters are not expected to change so dynamically between different Num- 
bersmasher devices. However, in order to make the porting to other i860 accel­
erators easier, these less variable parameters are defined in a configuration file, 
ic o n f  i g . h, using the C preprocessor macros. They include:
Board manufacturer permitting future selection of different hardware plat­
forms.
Board version which allows the selection of a particular configura­
tion, including memory size and clock rate, in a case 
where the auto-detection fails or is inappropriate.
Chip frequency which is used to calculate the timer interrupt fre­
quency and cannot be easily obtained from any other 
source.
7That is an arbitrary number picked at random by me -  see [1821 for further explanation.
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Executive options which are described in more detail below.
Memory layout in particular physical addresses of hardware devices
and where they should be m apped in the virtual ad­
dress space.
The executive options include the following:
D ebugging options including control of the assertions described in section 4
and the amount of debugging generated.
Link I/O selection of polling or interrupt driven approaches.
Protect nucleus from being modified, using the MMU.
4.1.6 Solutions to functional deficiencies
The complexity and novelty of the i860 XR chip resulted in many early versions 
being hampered by various problems. This is because, despite embodying the 
RISC philosophy, the i860 is a very complex device using over two million 
transistors, unlike some other RISC designs8 . The solution to most of these 
problems involves replacing a single assembler instruction with code which 
checks for the presence of a particular problem  and, if necessary, correcting it 
in software.
The assembler preprocessor (AMPP) w as used to retain readability of the 
assembler code, while at the same time providing the complex structure of 
version-dependent workarounds. W herever possible, macros corresponding 
to the problematic instructions were defined. The macro names were formed 
by changing the corresponding instruction name to upper case. These macros 
were then used in the assembler source in  place of the assembler instructions. 
Unfortunately, it is not possible to make this process transparent to the pro­
grammer. Defining macros which completely replace the faulty instructions is
8Such as the Tiny RISC, which uses only 12,000 transistors [183]
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insufficient, since the macros can not be used everywhere where an instruction 
can. For example, since the macros can expand to multi-instruction sequences, 
they cannot be used in delay slots.
In order to minimise the effort involved in customising the code to a differ­
ent version of the processor, a two-stage translation scheme is used. In the 
relevant preprocessor include file, i860ih .m, a macro corresponding to the re­
quired CPU mask version is defined. Then a list of macros for the bugs is 
defined, using the bug numbering scheme developed by int@l in their docu­
mentation. With the help of another macro, a relatively high degree of read­
ability is achieved, as can be seen in figure 4.4. The figure shows a (fictional) 
bug in the I d . c instruction, numbered BUG_1, which is active in processor masks 
before Bl. If compiling the code for a different processor version, the user has 
to only change the definition of STEPPING, with the correct work-around being 
applied. The programmer m ust obviously ensure that he uses LD. C in place of 
ld .c .
While m any bugs were bypassed using this mechanism, the subtlety of many 
problems resulting from complex interplay of instructions made them much 
more difficult to solve. The cache flush function, which was changed a few 
times in int@l's documentation, was upgraded three times before achieving 
desired reliability.
4.1.7 Debugging the executive
Like almost any piece of software9, the initial executive code contained various
bugs, m any of which have remained undiscovered. Bugs in operating system
kernels are notoriously hard to locate for a num ber of reasons:
9Notable exceptions being some of the work done on combination of semi-formal specific­
ation and "cleanroom" approach to development done at IBM [184]
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O In order to get the debugging information out, some basic communication 
routines m ust be working. If, for whatever reason, they fail, the debug­
ging information will never be transmitted.
O By its very nature, the kernel is very multi-threaded, with frequently oc­
curring interrupts. Under these circumstances it is quite hard to maintain 
a consistent flow of debugging information about w hat is happening.
The difficulties involved in debugging the kernel were one of the reasons for at­
tempting to ensure correctness, as described in section 4. However, significant 
debugging support is still essential.
Helios provides a mechanism, which is extremely useful for debugging, namely 
the debug message. These messages are handled in a priority manner by the 
kernel and displayed in a separate window by the IO server. However, this 
mechanism is only functional once the kernel has initialised itself and returned 
an acknowledgement to the IO server. Therefore, in the very early stages, 
the second link adapter on the Numbersmasher board w as connected to a 
transputer card in a second PC-compatible. All data received via this link was 
displayed on the screen and logged to a file. This enabled initial debugging to 
proceed.
However, in some cases, the use of link debugging is not possible. This is be­
cause Helios provides m any real-time facilities10 and the effect of the relatively 
slow debugging output could alter the system behaviour. In  particular, every 
message passing primitive has a timeout value. The debugging message out­
put has to take control of the processor, until the message is fully output. Other­
wise, code which executed in parallel with the debugging could crash the pro­
cessor before the transmission is complete. However, the debugging holding 
up the execution for a significant period of time can result in  some messages 
timing out.
10Although HeliOS is not strictly speaking a real-time system, since it does not guarantee 
interrupt latendes, it does utilise some real-time mechanisms
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To relieve these problems, a post-mortem link debugger has been developed. 
This debugger allows the examination of the memory after the processor is 
reset. Upon a reset, the processor starts executing the bootstrap code from 
ROM, without altering the memory. The debugger is written in C++ and has 
numerous helpful features. As well as allowing examination of memory, the 
debugger has more advanced facilities, including:
disassem bly The debugger displays the memory, word at a time, in three 
formats: hexadecimal, ASCII and i860 disassembly.
stack backtrace During some stages of development, support for debugging 
was added to the compiler. This allowed the debugger to display a back­
trace of the stack in symbolic form. This support was later removed due 
to recurrent problems resulting from complex interactions with the sys­
tem.
displaying structures The debugger is aware of the format of many of the 
structures used within the executive. Given their address, it can display 
the values of the fields in a symbolic form. The structure description 
format is generalised to allow easy extension. Each structure is described 
by an array of strings. Every string describes the name of a w ord in the 
structure. The array is terminated by a NULL pointer. To allow more 
complex formats, a convention using the first character of the name is 
used. If the first character is a >, then the word is a pointer to another 
structure of the same type as the one being displayed, for example a Next 
pointer in a linked list. A + in the first character slot denotes a pointer 
to a different structure. The address of this structure's describing array is 
then stored in place of the next string11. An example of this can be seen 
in figure 4.5. A  third special form, starting with a # is also supported to 
allow bit-fields. Like the + form, the name has to be followed by a pointer, 
this time to a b it field describing structure. An extract of the code can be
n This code is valid, because ANSI-C mandates char * as a generic pointer, in order to retain 
compatibility with K&R C
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seen in figure 4.6. The bit-field describing structure consists of an array 
of entries, each with a name, mask and value. If the mask is non-zero, the 
field is only active if the bitwise AND of the word with the mask is equal to 
the value, which is useful for decoding values of bit fields. If, on the other 
hand, the mask is zero, the field is active if all the bits of the value are set in 
the word. This variant is used for decoding value of enums. An example 
is shown in figure 4.6.
debugging of chained cards To allow debugging of more complex systems, in 
particular multiple Numbersmasher cards which are linked together us­
ing the second link adapter, the debugger supports addressing of chained 
cards. For that purpose it uses an arrangement of C++ classes (see fig­
ure 4.7, which allow the local and remote link adapters to be accessed 
using the same interface. A local adapter access will result in a simple 
I /O  instruction, whereas the access to a remote adapter will take place 
through a num ber of memory reads and writes to the location of the 
memory m apped link registers on the remote card. The process is illus­
trated in figure 4.8.
4.2 Altering the IO server
Although, as mentioned in section 2, the Numbersmasher card starts the i860 
by executing a boot ROM which emulates most of the Transputer boot protocol, 
modifications had to be made to the IO server to accommodate the differences 
between the i860 and the Transputer. The most important alterations were due 
to the different layout of memory, which resulted in the code being loaded to a 
different address. The Helios boot memory m ap can be seen in figure 4.9.
In addition to these changes, in order to speed up the uploading of the nucleus, 
the original boot protocol was modified. The original protocol required the
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sending of 9 bytes (1 byte protocol and two words denoting the address and 
data) for every word written to memory. This was extremely inefficient.
Some thought went into accommodating both the original and modified ver­
sions of the boot code and especially the possibility of the new code being used 
in the i860 EPROM. The default Transputer protocol is based on transmitting 
a one byte protocol descriptor, followed by the data. Valid protocols are de­
scribed concisely in table 4.1. The only request which requires a reply is a read, 
which receives the four bytes of the word read12.
The modified protocol takes advantage of the fact that the default protocol only 
defines behaviour for protocol bytes 0 and 1. The new protocol uses other 
byte values to provide extra functionality. These extensions are described in 
table 4.2. The version number function returns a four byte version number, w ith 
major number in the top two bytes. The versioning scheme used is similar to 
that used by many UNIX shared libraries, including those of SunOS and Silicon 
Graphics' IRIX [185], a major version number increment signifies backward- 
incompatible interface changes, while minor num ber changes retain backward 
compatibility. The use of this function allows the IO server to identify which 
boot ROM version it is talking to. If the code currently active does not im­
plement this protocol, as for example the original version of boot EPROM, the 
server times out the request after one second. To ensure that the boot EPROM 
remains in a valid state for further interaction, the server completes the request 
as if it were a read request. This approach is possible because the boot EPROM 
assumes that any non-zero protocol byte signifies a read. The result of this 
dummy read is obviously ignored. If an older version is detected, a copy of 
the updated code is uploaded into RAM and used for future transfers.
12Since the Transputer, the PC and the i860 are all little-endian, no problems with byte 
ordering arise. The IO server code is, of course, capable of being configured for big-endian 
hosts.
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4.3 Extending the functionality of the kernel
In addition to the porting of existing Helios code to the i860, some modifica­
tions were made to enhance the operating system and make a fuller use of the 
provided hardware. In particular, the i860 is equipped with an on-board MMU, 
which is not used by standard Helios 1.2.1. This MMU is used by Helios/860 
to provide basic memory protection and hence a more robust environment.
A diagram of the details of the memory mapping used can be seen in figure 4.10. 
A full description of it may be found in [♦4]. The MMU mapping is used for 
two primary purposes:
O  Mapping the trap handler address to real memory. The i860 requires its 
trap handler code to be installed at address FFFFFFOOh. However, the 
Numbersmasher card does not decode any RAM at this address (in fact, it 
has to decode the boot EPROM there, since the trap handler is also called 
on reset). The virtual memory re-mapping is used to map this virtual 
address to the physical address of F0001000h.
O  Protecting the code from  being overwritten. This includes the nucleus 
code and the uploaded code for the executables, which is protected from 
accidental modification after the loader finishes altering it. This approach 
provides more reliable error trapping than the usual Helios solution of 
using a background checksum verifying program described in section 3.
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4.4 The rest of the system
The other element of the Helios system which required substantial modifica­
tions was the compilation tools. These consist of the ANSI-C compiler, in this 
case the NorCroft compiler and an assembler and linker which were hand- 
modified from the MC68000 port of Helios. The compiler, assembler and linker 
were converted before the start of this project. However, considerable ef­
fort went into fixing various problems and enhancements. While numerous 
bugs were found and fixed, some problems escaped detection and required 
work-arounds. For instance, ex te rn  declarations which are inside a block are 
handled incorrectly and require moving to file scope and resolving any name 
clashes.
Some other problems, proved time-consuming in their correction. For example, 
it was found that calls from assembler to C functions were not executed cor­
rectly. An initial investigation found that the compiler generates labels which 
point one instruction before the start of the relevant function. This was initially 
"fixed" by adding an assembler macro, i860br_toC , which compensated for 
this problem [♦5]. Later |>6] it was discovered that all compiler-generated 
branches use a delay slot and the compiler behaviour compensates for the 
machine-code counting branch offsets from the delay-slot instruction. There­
fore, the i860br_toC macro was removed and the assembler modified to output 
appropriate patches for its delay-slot branches.
One area requiring a large am ount of work, was the modification of the com­
piler for building shared libraries. This required altering the following parts of 
the compiler code generation:
O  Data should be allocated only for local variables. Global variables have 
data allocated in a central assembler module, which ensures the correct
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structure and ordering of the data area.
O  Global functions should generate the export code, but not reserve the 
data required. This is so that the exact ordering can be established by the 
assembler module.
O  External functions should not be imported, as a common version of the 
import code is present in the assembler module.
O  Other cosmetic changes, such as suppression of the module header and 
trailer, were also necessary.
The above modifications are intended to allow the assembler module full con­
trol over the layout of the m odule's data area. Every shared library needs to be 
linked with such an assembler module and careful modification of this module 
allows future versions of the library to retain backward compatibility. A more 
detailed description of the work required for supporting shared libraries can be 
found in [♦5].
4.5 Updating Helios to version 1.3
Towards the end of 1992 a decision was taken to upgrade the system to Helios 
version 1.3. This involved some substantial modifications. The most essential 
changes included the move from the custom-built assembler and linker to a 
Generic Helios Assembler and Generic Helios Linker. These two packages 
were developed for the non-Transputer versions of Helios, and in particular, 
supported the TMS 320C40 version of the operating system.
The addition of i860 support for the assembler w as relatively straight-forward. 
The most awkward job was the generation of the grammar for the parser. 
The generic assembler uses the UNIX parser tools: LEX, the lexical analyser 
and YACC, the parser generator13 [188]. In order to maintain compatibility
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with other versions of the assembler, a decision was made to stick with this 
approach. However, the instruction set of the i860 results in a very large 
grammar, as most instructions can have a suffix specifying their precision and 
some additionally have a prefix.
Two solutions to this problem  were possible: the lexical analyser configuration 
could have been modified to split the instruction into multiple words: the core 
and the prefixes/suffixes. However, this would require changes to the lexical 
analyser specification, which would make the i860 version of the assembler 
incompatible with other variants. It was therefore decided that, in order to 
maintain full compatibility with the standard approach, the decoding of the 
numerous instruction form ats was to be done by the parser. However, this in 
turn posed the problem of generating the extensive grammar required, while 
retaining a low error rate.
This problem was solved by automatically generating the main part of the 
grammar using a stand-alone program. The program in question was written 
in PERL14 , which is extremely efficient at processing text files.
A description format w as developed, which allowed the construction of an 
instruction name from a prefix, core and suffix, each of which is specified 
separately. An example of the input format and the resulting output file is 
shown in figure 4.11. In the figure, the two specified instructions (Id and f  add) 
are expanded to six resultant forms. The full grammar expands the specified 
89 descriptions to the complete set of 585 instructions.
13To be exact, it uses the public domain versions of these two programs, namely FLEX [186] 
and BISON [187]
14The Practical Extraction and Report language is written by Larry Wall at JPL [189]
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4.6 Adding support for an efficient floating-point 
compiler
Although the actions described so far represent progress, they do not result in a 
useful system. This is because the performance of the i860 can not be exploited 
without a compiler which is capable of optimisation. Some work was done to 
slightly improve the performance of the NorCroft compiler, namely to attempt 
scheduling a useful instruction in the delay slot of the branches. This attempt 
was successful. However:
O  No major performance gain was achieved. In order to attain near-optimal 
performance, many much more sophisticated optimisations were needed. 
It is well known that RISC architectures require sophisticated optimisers 
to achieve maximum performance [190].
O  The compiler is a large and complex application. While the author has 
gained some familiarity with its structure, necessary to complete the 
modifications and enhancements performed, lack of support and short­
age of time prevented any major alterations to the compiler structure.
In order to achieve the rated performance of the i860, a decision was made to 
move over to the compiler produced by Microway Inc. This coincided with the 
upgrade to generic Helios assembler and linker and a corresponding change in 
the object format for Helios/860. The new object format uses a different set of 
patches, which form a better match with the i860 architecture.
The Microway C/C++ compiler is written in an enhanced version of Pascal, 
which may be compiled with the Microway Pascal compiler. Unfortunately, 
although the back ends for the two compilers are very similar, they are distinct. 
Due to shortage of time, the Pascal compiler was never converted to generate
Four The porting of Helios to the i860 91
GHOF, and hence it was impossible to compile Microway C/C++ compiler for 
native use under Helios. Throughout this project, the C /C++ compiler has been 
used as a cross-compiler and executed under Microway's OS860 environment.
4.6.1 New GHOF patch structure
Every object file under Helios uses the Generic Helios Object Format, described 
in section 3. As described, the objects contain embedded information about 
modifications which need to be m ade to the code by the linker. These modifica­
tions (known as patches) were perform ed in the old version of the linker using 
an ad hoc mixture of MC68000 patches and the two special purpose patches de­
scribed in table 4.3. The upgrade to Helios 1.3 resulted in a more regular and 
robust patch structure.
The new patches always consist of a value-type patch applied to a value- 
calculation patch, as listed in table 4.4. For example, the task of loading the value 
of a 32-bit symbol into a register ( r3 0) is normally performed by the two instruc­
tions:
orh high, rO, r3 0  ;; load the top 16 bits of
address
l d . l  low ( r3 0 ) , r30 ;; load the value of symbol
at address
where the low and high values stand for the top and bottom  16 bits of the 
value of the symbol respectively15. Using the old patch system, this would be 
encoded as:
orh M68KJ5HIFT (1 6 , symb) rO, r30
l d . l  i860_L0W (symb)  ( r 3 0 ) , r30
15Please note that the above example is actually simplified, as the i860's address calculation 
mechanism necessitates some added complexity in the first instruction patch. However, this is 
not central to this discussion hence is omitted
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where symb is a patch resulting in the value of the symbol. The new style 
patches use an i860-specific patch, producing:
orh i860_UVAL (i860_HIA (symb)) rO, r30
l d . l  i860_SVAL (i860_L0 (symb)) ( r 3 0 ) , r30
Initially, the difference between the two approaches may not be apparent, ex­
cept for the obvious verbosity of the new solution. However, in a number of 
less common situations, the new approach allows the detection of link-time er­
rors, which would otherwise remain hidden. For example, a similar load which 
assumes a 16-bit symbol address (which is actually generated by the compiler) 
would use:
l d . l  i860_SVAL (i860_VAL (symb)) (rO ), r30
If the symbol value is larger than 216, the linker will trap the resulting error at 
link time.
Due to lack of time and various assumptions, mostly related to alignment, the 
Helios source was not converted to use the Microway compiler. This approach 
does have its benefits. Since the NorCroft compiler does not use floating point, 
the floating-point part of processor state does not have to be saved for every 
interrupt. This would not be true if Microway compiler was used to build 
the kernel. However, some parts of the Helios nucleus, notably much low- 
level floating point handling, had to be converted to the new  GHOF format. 
Therefore a conversion program  was written to translate from the old to new 
patches, allowing the NorCroft compiler generated objects to be linked with the 
new assembler output.
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4.6.2 Compiler conversion
The Microway environment uses the Common O bject File Format (COFF), 
which is commonly used by the majority of UNIX systems16 . While Helios 1.3 
provided a GHOF assembler and linker, the Microway compiler had  to be 
modified to output in GHOF instead of COFF-compatible format.
The Microway C/C++ environment follows the UNIX tradition of separating the 
compiler and assembler stages. Therefore, the compiler generates assembler 
text, which is then converted to the binary in a separate stage17 . This is quite 
convenient, for a num ber of reasons:
O  Conversion and, in particular, debugging is far easier w hen the output 
consists of text assembler files, which may be viewed and operated on by 
available tools.
O  The difference between COFF and GHOF is lesser for the text assembler 
than for the binary files, so less work has to be done to convert the output.
The actual changes which needed to be made to the compiler output are de­
scribed in detail in appendix B. The document was produced since originally 
the conversion work was to be done by Micro way Inc, due to their reluctance to 
release the required sources. However, lack of available man-power had pre­
vented that and the work was performed by the author.
It may appear that the compiler conversion consisted of simply altering the 
names of the assembler directives output. Unfortunately, this w as not the 
case. The structure of the code generation and output stages of the Microway
16Although it is being superseded by Executable and Unking Format (ELF), which is
specified by the System V Application Binary Interface [191]
17Unlike, for example, the NorCroft compiler available under Helios/860, which can only
output binary object files
Four The porting of Helios to the i860 94
compiler were designed for the style of directives and structure of code used 
by the COFF assembler.
Some code which consisted of a single instruction in COFF, expanded to multi- 
instruction sequences under GHOF. If the optimisation stage was unaware of 
this expansion, it w ould place such an instruction in a delay slot of a branch, 
making it impossible to generate correct GHOF output. Therefore, the expan­
sion of instruction sequences had to be performed at a fairly early level of code 
generation.
The assembler output modification were also not as straight-forward as at first 
appeared. The COFF patch syntax was attached to the operands, whereas 
GHOF patches enclosed the entire instruction. For example, the COFF instruc­
tion:
l d . l  h i'/sym (rO ), r20
is equivalent to:
p a tc h in s t r  (PATCHI860L0, 
datasymb (sy m ), 
l d . l  0 ( r 0 ) ,  r20)
The instruction line is generated by various functions, whose structure had  to 
be significantly altered to implement the drastic change in syntax.
4.6.3 Microway Libraries
Once the Microway compiler has been altered to work with GHOF tools, the 
Microway libraries had  to be converted. The Microway software splits the 
libraries in a traditional UNIX fashion into: lib c , containing all integer ANSI- 
defined functions and libm, containing all floating-point math functions. The
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integer library was ported first. This involved some minor work on interfacing 
lowest levels of l ib c  to Helios' Posix and C libraries, combination of headers 
from the two environments and some Helios modifications.
The last point was most time-consuming. The Microway compiler uses the 
quad floating-point operations and hence requires a 16-byte alignment for its 
stack and data segments. However, NorCroft compiler, which does not gen­
erate floating-point, only ensures a 4-byte alignment for its stack. Therefore, 
wherever a Helios function compiled with NorCroft calls a Micro way function, 
its has to do so via an alignment-fixing wrapped coded in assembler.
The next step involved compiling and testing the math library. Unsurprisingly, 
this uncovered a num ber of bugs in the compiler modifications. These were 
slowly removed and the Plum-Hall compiler test-suite was used to verify the 
compiler changes. Unfortunately, due to lack of time, only one part of Plum- 
Hall was successfully used to verify the compiler and libraries.
4.7 Use of OASIS under Helios
The OASIS application was w ritten for use with PVM. Further details of its 
implementation are outlined in section 7. The system consists of two parts: 
xoasis, which is the user interface and master, and timsim, which is the simu­
lation worker. The problem w ith running OASIS under Helios was the require­
ment of X window system by its user interface. While a version of X ll has been 
ported to Helios, it w as beyond the scope of this project to provide it under He- 
lios/860. Therefore, x o asis  had  to be executed on the Linux front-end machine, 
while timsims run  on the Numbersmashers under Helios.
To facilitate communication betw een the two sides, the Helios server, which 
already provides Helios tasks w ith  access to the peripherals on the front-end, 
was extended to support a communication channel. From the Helios side, the
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link appeared as another server, while on the Linux side it was implemented 
by a UNIX-domain socket, named /tm p /. h e l i o s . i 860 .
The PVM implementation for Helios/860 is based on the PV M /860 port de­
scribed in chapter . The n x lib . c module, which implements the emulation of 
NX2 library in terms of lower-level primitives has been largely reused. Since 
the Heiios server has been modified to support only a single communication 
channel between the Helios and Linux sides, a multiplexing program pvmmux 
is used on the Helios side to forward requests to the processors. A diagram 
of the overall structure of communication under Helios may be seen in fig­
ure 4.12. The Helios side is labeled HEL860, while the Linux end is named 
HEL860LINUX.
The overall structure of the code is very similar to the PVM-only version, as 
may be seen by comparing figure 4.12 with 6.4. In addition, a large propor­
tion of pvmmux code is also shared between PVM/860 and PVM under Helios. 
This overlap is a result of the decision to maximise code reuse and hence re­
duce errors.
he Helios parallel operating system was successfully ported to the 
i860 hardware and, in particular, the Numbersmasher boards. The 
system provides an environment which allows up to three i860 
accelerators to be used in parallel and makes effective use of the available 
resources. Floating point calculations are supported allowing real applications 
to be implemented and executed using the system.
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_defq ’STEPPING STEP_B2 -- stepping used for the code
-- a utility function, which returns TRUE if the STEPPING 
~ number is less than the value of its argument 
_defq ’fixedfver]
[
J t  STEPPING Leval [STEP_$ver]]
]
-- specification of the stepping in which the bug was fixed 
_def ’BUG_1 fixed B1 
_def ’BUG_2 fixed B2
J f  BUG_1 [








Figure 4.4: Hardware problems handling assembler prepro­
cessor file.
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Actual structure Debugger’s description
/ /  The SaveState structure 
struct SaveState {
struct SaveState * Next; 
word Priority;
word W ake up;
word State;
struct TrapData * TrapData;
};
/ /  Description of SaveState structure 
char *struct_ssQ = {
’ >Next",
’ Priority",
'W akeup time’ ,
"#State’ , (char *) bit_state, 
•+Trap Data", (char *) s truc tjrap , 
NULL
};
Figure 4.5: Structure descriptors in the debugger.
Enumeration Debugger’s  description
II An example State enum 
enum State { 




// An example State description 
BitField bit_stateQ = {
{ "Idle", 0x03, 0x01 },
{ "Running", 0x03, 0x02 },
{ "Waiting", 0x03, 0x03 },
{ "INVALID", 0, Oxfffffffc },
{ NULL, 0, 0}
};
// An example of bit flags 
#define PSR_U (0x0040) 
#define REGJM (0x0010) 
#define REG_PIM (0x0020) 
#define REG J T  (0x0100)
// Description of the bit field 






Figure 4.6: Bit field descriptors in the debugger.
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LinkReg




A register for 
a  local link adap ter 
(m em ory m apped)
Remot&Reg
A register -cr 
a  rem ote link s c a t t e r
is a
AnyLinkReg
Rem ote or local 
link ad ap te r register
Link Cardhas
A link adap ter A N um ersm asher 
accele ra to r card
Figure 4.7: Class inheritances in the i860 debugger.
Ih k
PC compatible Num bersm asher Numbersmasher Numbersmasher
card 1 card 2 card 3
Figure 4.8: Debugging a remote i860 card.
Message bytes Description
0 1 2 3 4 5 6 7 8
0 <r- Address-* «- Data —> Write word to memory
0 0 0 0 0 <- Address-» Start execution
1 <r- Address-^ ---------  Read a word
Table 4.1: Transputer boot protocol
99
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FOOO aOOO/7 
FOOO 8000/7  







Figure 4.9: Boot time memory map for Flelios/860.
Message Bytes Description
0 1 2 3 4 5 6 7 8 9
17 «-Address-> <— Size D ata... Long write (a block of words) 
33 --------------------------------  Return version number
Table 4.2: Boot protocol extensions
Patch name Description
i860_LBR0FF Long branch offset (bottom 26 bits) 
i860_L0W Low 16 bits of the value
M68K_SHIFT A Motorola 68000 patch which bit-shifts its argument
Table 4.3: Original H elios/860 patches
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Virtual Memory Map 
FFFF FFFFh Exec. Pointers
Physical Memory Map
FFFF FFOOh






A s s e m b le r  




F800 0 0 0 0 T 7
StoreSize ()
GetRoot 0

















Figure 4.10: The MMU memory mapping under Helios/860.
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# Valid suffixes and prefixes
# Fields are: name, suffix/prefix, format, value
byte, s, b. 0
short. s, .s, 2
dim, P. d.. 4
nodim. P. • 0
ss, s, .ss, 0
dd, s. dd, 3
# Valid combinations of prefixes/suffixes
# Fields are: name, suffix/prefix, names... 
integer, s, byte, short, long
dual, p, dim, nodim
float, s, ss, dd
# Instructions
# Fields are: name, prefixes, suffixes, opcode value 
Id, , int, MEM.REG ($0000000$, $s)
fadd, dual, float, FLTJNST ($0110000$, $p.
r Id*/
{“Id.b", MEM_REG (0, 0)},
{ -Id.s-, MEM_REG (0. 2)}.
r  fadd */
{ 'fadd-ss', FLTJNST (48. 0. 0)}, 
{ 'fadd.dd*. FLTJNST (48, 0, 3)}, 
{ •d.fadd.ss’, FLT_INST (48. 4. 0)}, 
{ ■d.fadd.dd-, FLTJNST (48, 4. 3)}
Figure 4.11: i860 instruction specification for the generic Helios 
assembler.
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Patch name Description
Value type patches 
i860_UVAL Unsigned 16-bit value
i860_SVAL Signed 16-bit value
i860_0FF 16-bit offset
i860_BR 26-bit branch offset
i860_IMM 5-bit immediate for b la
Value calculation patches 
i860_VAL entire value®
i860_HI top 16 bits of the value
i8 6 0 x o  bottom 16 bits of the value
i860_HIA top 16 bits of the value, adjusted for the
address calculation signed offset
“This does not modify the value. The patch is provided so that an i860 value patch is always 
followed by an i860 calculation patch
Table 4.4: Modified Helios/860 patches
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HEL860LINUX HEL860







Linux so ck e t ( /p v m m u x
iserv pvmmux
Linux device
read, write, ioctl Helios kernel
link
ra  \i pro
ns860 device
Figure 4.12: The PVM emulation under HeliOS/860.
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Chapter Five
The Parallel Virtual Machine 
Environment
his chapter describes an alternative to providing a parallel operat­
ing system, namely a Message Passing interface (MPI) with 
some extended management facilities. The commonly available 
MPI systems are described and the selected interface is described in detail.
5.1 Introduction
The use of parallel computers and, particularly, massively parallel machines is 
becoming increasing widespread. These parallel systems invariably use dis­
tributed memory, since shared memory does not scale well. Many of these sys­
tems do not have an operating system which supervises all the nodes, and can 
only be used for specially adapted applications which use message passing fa­
cilities to communicate between segments running on different processors. A 
message passing environment was investigated for this project as an alternat­
ive to providing a complete operating system such as Helios. While the mes­
sage passing interfaces lack many of the programmer-friendly facilities found 
in distributed operating systems, they consume less resources resulting in an 
improved performance.
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A number of message-passing systems are at present in wide-spread use. Many 
of these, like int@l NX2 interface [192], are propriatory. However, a large num ­
ber of interfaces is publically available, most of which have the additional ad­
vantage of widely proven portability.
The speed of communication networks has been evolving rapidly with in­
creases of an order of magnitude each decade. The progress from distributed- 
protocol asynchronous protocols, such as Ethernet, through Fiber Distributed 
Data Interface (FDDI) [193] to high-speed synchronous schemes like Syn­
chronous Optical Network (SONET) [194] may be seen in figure 5.1. These 
increases in network bandwidth have made it practical to construct a parallel 








Figure 5.1: Communication speed trends over the last twenty 
years.
The criteria used in selecting one of the alternative systems are listed below:
H e te ro g e n e o u s  su p p o rt Although, for this project, the network consisted of
a single processor type, it was hoped that this sys­
tem would become a part of a larger research facil­
ity. Therefore, support for a network of different
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interconnected machines was essential. Not only 
does this allow the full utilisation of available com­
puting resources, but it also combines the devel­
opment and debugging of applications on architec­
tures with best programming support with a max­
imum  performance.
W idespread use Since the area of message-passing interfaces is still
evolving, it was prudent to opt for a system with a 
large body of past experience.
Perform ance Some inefficiency will be introduced by the ex­
tra layer of indirection provided by a message 
passing interface on top of the native communic­
ation mechanism. However, this overhead should 
be be minimal and hence the performance of the 
interface should not be significantly different than 
that of the underlying communication system.
5.1.1 The p4 macros
The p 4  system was developed at the Argonne National Laboratory in response 
to their requirement for usable parallel programming support [195]. The sys­
tem provides support for both shared-memory and distributed-memory envir­
onments. The shared-memory support is afforded by monitors, while distrib­
uted systems are provided with message-passing. p4 provides for heterogen­
eous environments and uses External Data Representation (XDR),a stand­
ard for architecture-independent data encoding developed by Sun for RPC, to 
encode its messages.
However, since our research environment was not expected to ever contain 
any shared-memory machines, extra feature of p4 supporting them offered no
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real benefits, especially since different software has to be written for the two 
paradigms.
5 .1 .2  PARMACS________________________________________
The PARallel MACroS (PARMACS) package has developed as an offshoot of 
the original p4 work which w as continued at the German National Research 
Centre for Computer Science [196]. While PARMACS does provide extensive 
topology-mapping facilities, it does not provide for heterogeneous networks 
and hence was rejected.
5.1.3 PVM____________________________________________
Parallel Virtual Machine [197] is a heterogeneous distributed programming en­
vironment developed from a project started in 1989 as part of the Heterogen­
eous Network Computing initiative [198]. The project was a collaboration 
between Emory University, Oak Ridge National Laboratory and the University 
of Tennessee.
PVM is currently the most popular package which, in addition to heterogen­
eous message passing, provides an unusual degree of flexibility in the config­
uration of the system. Both the physical machines which constitute the virtual 
multi-processors and the task structure may be changed dynamically, unlike 
the other packages which require this information to be specified before start­
ing.
The PVM system was selected for future development. In addition to provid­
ing all the required features, its design is minimalistic, reflecting the principle 
of Occam's razor [199], w ith the aim of providing more complex features in 
higher-level libraries.
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5.1.4 Linda_________________________________________
The Linda programming system [200,201], does not limit itself to supplying 
simple message-passing, but rather provides an entirely different paradigm  for 
parallel programming based on shared tuple space. Linda has been very suc­
cessfully implemented on both shared memory and message-passing systems 
and has in some cases achieved excellent performance. However, since Linda's 
shared tuple-space abstraction is best suited to shared-memory computers, its 
performance in a distributed memory environment is highly dependent on the 
details of its implementation, of which there is no standard, although efficient 
commercial implementations are available for a variety of architectures. While 
the high level of abstraction used by Linda simplifies its use, it can result in in­
efficiency, which the programmer has no opportunity to improve. Some more 
recent research indicates that these fears are unfounded, with Linda achieving 
better performance than PVM [202].
5.1.5 Other systems
There are, of course, other notable systems, which were not selected for a 
variety of reasons. The Express system [203] which provides very sophistic­
ated facilities such as dynamic load-balancing, parallel I /O  and fault toler­
ance, was rejected due to its propriatory nature. The newlv-emerging Mes­
sage Passing Interface (MPI) [204,205], developed through cooperation of 
researchers from around the globe, is extremely likely to become the standard 
in the future. However its specification is still under development.
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5.2 The PVM model
PVM aims to provide its users with a uniform view of a single virtual machine 
on which all computation takes place. This virtual machine is physically com­
posed of a user-defined set of serial and parallel computers, connected by a 
communication medium.
To facilitate meaningful discussion of PVM, the term  Single Program Mul­
tiple Data (SPMD) must first be introduced. This paradigm  described by 
McBryan [206] is also known as d a ta  parallel processing and describes a sys­
tem where all tasks are identical but execute independently and operate on 
a part of the overall data. A distinction has to be made betw een some data- 
parallel SIMD models [207] and SPMD paradigm, which is essentially a MIMD.
PVM promotes the use of SPMD programming and uses the term instance 
to denote the identical tasks. In addition, PVM also supports the use of func­
tional parallelism, where the application is composed of a sequence of inde­
pendent tasks, known as com ponent in PVM terminology. The overall model 
of parallelism encouraged by PVM is illustrated in figure 5.2. However, the sys­
tem does have flexibility allowing the user to select a different parallel struc­
ture. An excellent overview of different parallel processing paradigms may be 
found in Andrews [208].
The PVM architecture provides a set of library routines to facilitate virtual 
machine configuration and task management in addition to message passing 
and synchronisation. The message passing mechanism guarantees a reliable, 
efficient connection with messages guaranteed to be delivered in the same 
order as they were sent.
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Instance
O  C o m p o nent
In te r-co m p o nent co m m un ica tio n
Inter-instance co m m un ica tio n
Figure 5.2: The PVM architecture.
5.3 Implementation of PVM
The PVM environment is implemented by two cooperating parts: the PVM 
daemon, known as pvmd3  and the library of interface functions, pvmlib3.a. 
In UNIX terminology, a daem on  is a non-interactive process, which runs in 
the background performing tasks for the user. All machines which form a part 
of the PVM network must be executing a copy of the daemon, while every PVM 
program must be linked with the PVM library. The overall architecture of the 
system may be seen in figure 5.3.
Each PVM task communicates directly only with its local daemon, by sending 
it a message. The daemon then either passes this message to other local tasks 
or to a remote daemon running on the machine of the destination component. 
The daemon also directly handles some requests, for example, reconfiguring 
the virtual machine by starting or terminating remote daemons.
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host 1 host 2
PVM d ae m o n PVM  daem o n
PVM Ifcrary PVM library
T ask  1 T a sk  2 T ask  1
Figure 5.3: The PVM implementation..
To identify the tasks in the system, PVM uses an integer task identifier (tid). 
Every running task has a unique task id, including all the daemons. The 
daemon ids are also used in some contexts to identify the hosts, since every 
host is executing exactly one daemon. To allow selection of different message 
streams, message tags (msgtag) are used. Each message has a message tag 
which must be matched by the recipient. The integer tags are assigned and 
managed entirely by the users.
5.3.1 PVM library functions
To avoid name collisions, all PVM library functions are prefixed with pvm_ The 
library provides a number of general-purpose functions, which allow the caller 
to add or delete hosts forming a part of the network as well as obtain some basic 
information. Some of the more common functions are listed in table 5.1
New tasks may be started by any process by calling pvm_spawn. This function 
allows the caller to specify the executable name, number of instances to start, a 
set of arguments and either the hosts or host architectures on which the tasks 
should be started. The function returns to the parent the task id of the newly-
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started child.
The message-passing functions form the core of the PVM library and allow 
a wide variety of behaviour. The basic sequence involved in sending some 
information is as follows:
O  Initialising a clear buffer by calling pvm _initsend().
O  Packing or marshalling the data to be sent using the pvm_pk... functions. 
For example, an array of integers m ay be packed with pvm_pkint. While 
the requirement for packing each data item using a different function is 
inconvenient, it is absolutely necessary in order to allow for data-format 
translation in a heterogeneous environment.
O  The buffer may now be sent using one of the sending primitives listed in 
table 5.2. PVM provides functions which deliver the message to a single 
recipient (unicast) or a group of recipients (multicast). The ability to 
broadcast, that is send a message to all tasks within a group, is also 
provided by the group extensions.
The marshalling functions cause the majority of overhead in message passing. 
While there is no simple cure, various techniques can help to reduce this over­
head:
O  A combined marshalling and sending function, pvm_psend, is provided 
for simple messages.
O  The heterogeneous data encoding m ay be disabled at the program m er's 
discretion. The pvm _initsend function takes an argument which spe­
cifies the encoding used. Instead of the XDR encoding selected by 
PvmDataDef a u l t ,  the programmer m ay use PvmDataRaw.
O  The marshalling functions allow for the packing of entire arrays and even
implement a simple scatter-gather mechanism. Each function takes a
pointer to an  array of data, together w ith a count and stride. The elements
which are marshalled into the array follow the pattern of:
0, stride, 2* stride, 3- s tride ,. . . ,  count- stride
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The reception of a message follows a process which is the reverse of sending.
O One of the receive primitives, listed in table 5.2, is used to receive a 
buffer. These functions allow the application to specify one or both of 
the sender task id and message tag. Only matching messages will be 
received, however the integer -1 may be used as a wild-card, matching 
any value.
O The buffer is unpacked, using the pvm_upk... functions. Every pvm_pk... 
function has a correspondingly named pvm_upk... function.
An example of the code used in transmission and reception may be seen in 
figure 5.4.
#define F00_MESSAGE (101)
int foo[l0]; int bar [10];
pvm_initsend (PvmDataDef ault) ; pvm_recv (-1, F00_MESSAGE) ;
pvm_pkint (foo, 10, 1); pvm.upkint (bar, 10, 1);
pvm_send (taskid, FOO J1ESSAGE);
(b) Recepient
(a) Sender
Figure 5.4: An example of PVM message-passing code.
In addition to the facilities described already, the library provides various con­
figuration and debugging functions, including an extensive tracing facility. 
Also, the programmer is given direct access to the transmission and reception 
buffers, enabling him to implement very efficient message forwarding.
Five The Parallel Virtual Machine Environment 115
5.3.2 Group Extensions
The group extensions are a separate library, implemented using PVM, which 
provides dynamic group support to PVM applications. The groups are identi­
fied by arbitrary strings and support various functions including a broadcast 
facility, pvm_bcast. Another group feature is barrier synchronisation . This 
form of synchronisation occurs frequently in parallel tasks and requires that all 
the group members wait for every member to reach the barrier point. This fa­
cility is provided by pvm_barrier.
5.3.3 Multiprocessor machine support
The main benefit of using PVM is the ability to use a num ber of serial computers 
as a single parallel machine. However, PVM also provides limited support 
for including multiprocessor machines in the network. Unfortunately, unlike 
workstations, where a standard operating environment is widely used, multi­
processors provide very few standard facilities.
Many multiprocessors can only execute a single application on each processor 
and hence cannot meet PVM's requirement of running the daem on on every 
node. Also, in order to efficiently utilise the special-purpose communication 
mechanisms, which often do not match the paradigm  used by PVM, the multi­
processor applications m ust be customised to the particular architecture.
Therefore, the support provided for multiprocessor is limited to viewing the 
entire machine as a single node in the network. One copy of the daemon is 
executed on the front-end processor, which is connected to the network. In 
the case where the front-end processor is an entirely separate machine, this 
machine may not form a part of the PVM network. This is because each daemon
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can only support a single architecture type, which for the front-end machine 
will be the multiprocessor and since each daemon must appear at a different 
network address, it is impossible to run two separate daemons on the front end.
5.4 Future developments
PVM continues to evolve with many extensions under development, including 
shared memory support, integrated debugging support, load balancing and 
fault tolerance. A number of higher-level facilities, which utilise PVM as the 
underlying implementation mechanism, are also being developed. These in­
clude distributed parallel I/O  and transaction processing mechanisms.
While PVM itself and PVM-based applications continue to be enhanced, the 
system does already provide a useful scientific parallel environment. It is 
currently used for a wide variety of practical applications ranging from human 
genetics [209] to fluid dynamics [210], with some area achieving near-linear 
speedup [211]. The simplicity and efficiency1 of the package has resulted in 
its wide-spread popularity which is expected to continue for the foreseeable 
future.
ous MPI systems are currently in use, the PVM system 
only one meeting the requirements at the time when the 
was made. PVM provides a number of extended facilities, 
such as task control mechanism, which are essential for use in this work. With 
these facilities, PVM can be effectively used in place of a parallel operating 
system, to provide a parallel software platform.
was the
decision
XPVM achieves approximately 80-90% of the capacity of underlying software and hard­
ware [198].
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Function Description
pvm_mytid 0 Returns the caller's task identifier
pvm_parent 0 Returns the task id of caller's parent
pvm _tidtohost ( t i d ) Return the host id (i.e. the task id of 
the daemon running on the host) on 
which the argument task is executing.
pvm_spawn ( . . . ) Starts a new process.
pvm_exit 0 Terminates caller
pvm Jcill ( t i d ) Terminates a specified task
pvm_addhosts ( . . . ) Add some new hosts to the virtual 
machine
pvm_sendsig ( t i d ,  s ig n a l) Send a POSIX signal to the specified 
task
Table 5.1: General purpose PVM functions
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( t id ,  msgtag) Send buffer to a specified
recipient
( t i d D ,  num tids, msgtag) Send buffer to a num ber of
recipients
( . . . )  Pack the data into the
buffer and send it to the 
recipient 
Receiving functions 
( t i d ,  msgt ag) Check if there is a matching
message waiting 
( t i d ,  msgtag) Receive a matching
message
( t id ,  msgtag) A non-blocking receive,
which fails if there is 
no message ready to be 
received
( t i d ,  m sgtag, tim eo u t) A receive with a timeout
Table 5.2: PVM message passing functions
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C h apter  Six
Implementing PVM support for the 
i860
his chapter describes the work performed in extending the PVM 
environment to support the Numbersmasher i860 accelerator 
cards. Further work was done to support the Microway run-time 
environment under the Linux operating system and, in particular, the PVM sys­
tem.
6.1 Introduction
The work performed in adding support for the i860 to PVM was split into a 
number of well-separated stages. Since the PVM model requires a daemon 
process to be executing on the front-end machine, a multitasking operating 
system was used in place of DOS on the host PC. This in turn required work to 
be done in providing support for using the i860 in such an environment. Then, 
finally, the work on providing i860 support to the PVM library could be done.
The front end platform selected is Linux, a publically available UNIX-lookalike, 
distributed under the GNU Public Licence. Linux has been developed world­
wide, from an initial implementation done by Linus Torvalds as a personal pro­
ject and released in late 1991 [212]. Since then it has gained immense popular­
ity and has evolved into a fully-fledged UNIX clone. Presently, Linux executes
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on PC-compatible computers, as well as some Motorola 68000-based machines. 
Ports to numerous other architectures are under way.
The main reason for selecting Linux is its free availability which includes source 
code. This means that any changes which may be required to the system may be 
done locally. Also, any lack in the documentation may be solved by examining 
the source code.
6.2 Porting Microway run-time environment to 
Linux
The initial job was to allow Microway-compiled program s to execute on the 
Numbersmasher board under Linux. The Microway run  time environment 
consists of OS860, which is a simple, single-tasking kernel, controlling the 
i860, communicating with the run860 program, which runs on the PC. In the 
case of a multi-tasking operating system, like UNIX, a device driver m ust be 
used to communicate with the i860. A device driver is a program which forms 
a part of the operating system and controls the access to a device, as described 
in  section 3. This arrangement may be seen in figure 6.1.
Initial exploratory work in porting Microway environment to Linux was based 
on the sources, supplied by Microway Inc., of the SunOS operating system. 
However, it was soon determined, that any further w ork would require a com­
plete rewrite and the necessary device driver was w ritten from scratch. It is 
described in section 6. It was found that the run860 code was not easily main­
tainable under Linux. This was due to a num ber of small variations in system 
structures between SunOS and Linux. Furthermore, the device driver interface 
used by run860 made it impossible to use this driver for interfacing to Helios. 
Hence a decision was made to rewrite both parts of the interface.
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P C -c o m p a tib le  N u m b e rsm ash e r i860
run860; ApplicationUser
Figure 6.1: Microway run-time environment.
The new version of run860 was called mw860, since it implemented Micro­
way protocol for communicating with 0S860. The details of the protocol were 
undocumented, but they could be reverse-engineered from the run860 source. 
The overall structure of the protocol involves 0S860 initiating all transactions 
with run860 or mw860 acting as a passive server for its requests. The mw860 must 
also be capable of initialising the i860 and uploading the 0S860 binary followed 
by the application.
The implementation of mw860 was split into two main parts: libns library, 
which implemented all of the basic Micro way protocol and utility functions 
and mw860 proper, which provided front-end user options and extensions 
to the protocol. The extension mechanism, which is present in the original 
Microway protocol, was used to add socket support for i860 applications. 
Sockets provide a local or network communication mechanism under POSIX. 
Very simply, each host can create a socket and connect it to another socket at 
another machine.
The socket support was provided by the functions listed below:
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in t  tcpopen (ch ar * h o s t, in t  p o r t ,  i n t  l i s t e n )  Depending on value of 
l i s t e n ,  which is a boolean, either creates a local socket and waits for a 
connection or connects to a specified socket at a remote host. Uses TCP1.
i n t  udpopen (ch ar * h o s t, in t  p o r t ,  i n t  l i s t e n )  Analogous.to tcpopen, 
but uses UDP instead of TCP1.
char * l a s t  conn () Return the host name from which the last connection was 
made.
6.2.1 OS860 link protocol
All communication between 0S860 and a front-end program  are transferred 
using a special protocol. The protocol is initiated and controlled by the i860 
and consists of an initial arbitration, which establishes the size of the transfer, 
followed by the actual data. The steps involved in the protocol are illustrated in 
a simplified state-transition diagram in figure 6.2. Every state change is driven 
by a communication, which is indicated by a three component label which 
specifies the sender, length and content. For example, the i860 sending a four- 
byte length, would be labelled as i860: length(4). The description of a typical 
scenario follows:
i860 sends size of transfer, len, encoded into a 4-byte integer, transmitted in 
little-endian order. The transfers are limited to 1 GB, with the 
top two bits used as flags. The flags indicate use of FIFO for 
the transfer2 and the direction of transfer. The direction of 
transfer is specified by the presence of the READ FLAG.
1Both Transmission Control Protocol (TCP) and User Datastream Protocol (UDP) are 
protocols supported by sockets, with the former providing more predictability at the price of 
performance.
2The FIFO transfer must be initiated via the link adapter, although the data is communicated 
via the FIFO interface.
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The i860 may also send a 0, which indicates a special condi­
tion to the PC. This is used by the higher level protocol, as de­
scribed below.
PC replies with the common overall size of transfer, le n '. This size must 
be less than or equal to the transfer length requested by the 
i860. This arbitration stage allows both ends to limit the size 
of transfer to their respective buffer sizes.
If the PC is expecting a different transfer to the one which was 
initiated by the i860, it replies with a 0. This resets the protocol 
to its initial state.
i860 sends d a ta , (or receives data), via the link adapter or FIFO as requested.
When all data is transferred, the protocol returns to its initial 








Figure 6.2: A finite state machine representation of OS860 com­
munication protocol.
V ___________________________________________________________________
wait f o r \  l860: len + READ FLAG W  
Ia transfer]
i860: len [4]
PC: len’ [4]PC: len’ [4]
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The low-level protocol described above is implemented completely by the 
device driver. This follows the example of the original Microway code and min­
imises the overheads present in the transfers. On top of this protocol, OS860 
implements a client-server protocol which allows it to access the resources of 
the front-end host. This protocol is rather straight-forward, w ith each request 
consisting of an operation byte, followed by the arguments to the particular oper­
ation and expecting the result data in reply. The operations mimic UNIX system 
calls and provide a subset of their facilities.
One curious mechanism which uses the special condition escape described 
above, arises when the I860 sends a 0 instead of a requested transfer size. The 
higher-level protocol uses this condition to start a nested independent request, 
which is terminated by an ordinary operation code. This allows OS860 to 
perform a number of operations in the middle of transferring data for another 
operation. This is best illustrated by an example, such as the one in table 6.1. 
The arrows in the figure indicate direction of data transfer, w ith the I860 on the 
left.
The example illustrates an ordinary read  request, followed by a read request 
which is escaped before its data is transferred to perform an access  operation. 
The read  is then resumed and completed.
6.3 Linux device driver
In order to access the device from Linux, a device driver had  to be written. 
UNIX supports two kinds of devices and hence two kinds of device drivers. 
A character-oriented d ev ice , for example a text terminal line, provides a 
single two-way byte communication stream. A block-oriented d ev ice , for 
example a disk, provides a block storage, on top of which the kernel provides 
a file system.
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The m ethod for accessing a device under UNIX is through a special type of 
file. These special files are created by using a distinct system call, mknod and 
hold information about the device driver to use and which device num ber they 
refer to. This information is encoded as two integers, known as the major and 
minor device num bers respectively.
Under UNIX, the model used by character devices is that of a randomly- 
accessible byte stream. A character device driver has nine entry points, which 
are described below:
i n i t  () Initialises a module to a valid initial state.
open (inode *, f i l e  *) Open a device, which is associated with the inode 
argument.
c lo se  ( inode  *, f i l e  *) Close an open device.
read  (inode *, f i l e  *, char * b u ffe r ,  i n t  len) Read a number of bytes, 
starting at the current offset, from the open device.
w ri te  ( inode  *, f i l e  *, char *bu ffer, i n t  len) Write a num ber of 
bytes, starting at the current offset, to the open device.
seek ( inode *, f i l e  *, off_ t o f f s e t ,  i n t  from) Change the current off­
set by  o f f s e t ,  starting from the point specified by from.
s e le c t  ( inode  *, f i l e  *, . . . )  A function which allows implementation of 
the POSIX s e le c t  system call. Its semantics are explained below.
i o c t l  ( inode  *, f i l e  *, i n t  cmd, long arg) Perform other control 
actions on the open device. This function implements any functionality 
falling outside of the domain of the other functions.
Note that in the above listing inode refers to the structure associated with a 
device-special file on disk, while file is the handle to the open file.
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The system s e le c t  call is not explained above due to lack of space. This 
POSIX system call implements a blocking wait with timeout and provides a 
mechanism for implementation of efficient communication code. Basically, 
the user indicates to s e le c t  which of the open file descriptors he is waiting 
to become ready for reading or writing. An optional timeout may also be 
given. The select call blocks until any of the descriptors becomes ready for 
the specified operation or the timeout expires. The device driver s e le c t  entry 
point m ust place the current process on a special queue and wake it up once 
the device becomes ready.
The actual behaviour of the calls depends on the model of interface implemen­
ted by the driver. For example, a device driver may support a terminal as a 
communication line, with read  and w rite  calls exchanging data w ith it. A 
device driver may also assume some basic characteristics of the terminal, such 
as availability of backspace, to provide a simple editing facility. Here, a read  
call requests an edited line, terminated by a RETURN from the terminal. An or­
dinary UNIX device driver may operate in either of the above two modes. Fur­
thermore, if the device driver was made aware of the type of terminal attached 
to it, it could also treat the display as a rectangular array of characters, with 
the w rite  call modifying the display and the seek call positioning the cursor. 
The exact level of protocols supported is a tradeoff between simplicity and ef­
ficiency.
A general design principle is to provide only the essential facilities in the device 
driver, since the driver code executes in supervisor m ode and hence any errors 
have disastrous results. However, many device drivers provide extra function­
ality in order to reduce overheads, since on UNIX systems the cost of a system 
call is quite large. For example, the standard UNIX terminal driver provides 
simple editing facilities.
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6.3.1 The Numbersmasher driver______________________
Under many other versions of UNIX, the development of a device driver is 
a long and laborious task. The compile-edit-debug cycle is particularly long, 
since the kernel has to be recompiled and the system rebooted to test a new 
version of the code. Fortunately, Linux supports a mechanism for dynamically 
loadable kernel modules, described in detail by Welsh [213]. This allows the 
replacement of the driver code without rebooting the system. This is not quite 
as powerful an aid to development as user-space device drivers supported by 
m any microkernel systems, since the driver code still executes in kernel space. 
Therefore a critical bug in the driver can easily result in a crash requiring reboot.
The device driver for the Num bersmasher/860 card is written to support three 
separate protocols:
Raw protocol where the application has direct control over data sent over 
the link to the processor. In this mode the read  and w rite  
calls receive and transmit data to the processor, while the 
seek call is invalid.
ROM protocol implements the conventions used by the I860 boot ROM.
The application effectively has access to the I860 memory as 
if it were a file, w ith the re a d  and w rite  accessing and modi­
fying the memory and seek  changing the current location.
OS860 protocol uses the communication interface used by 0S860. This pro­
tocol is explained in section 6. Support by the driver for this 
relatively complex protocol was necessary for two reasons: 
O The overheads incurred in processing this protocol in 
user mode by the application would be unacceptable.
Six Implementing PVM support for the i860 128
O The original Microway driver implemented this pro­
tocol and hence supporting it would minimise work ne­
cessary in writing mw860, as it was based on run860.
The driver also had to support access to multiple cards decoded at different ad­
dresses. Each card may be independently configured and is accessed through 
a separate minor device.
The driver uses two types of device files:
O  A controlling d ev ice , which has a minor device number of 255. It is by 
convention named /d ev /n s8 6 0 _ c trl and provides a num ber of facilities 
which are not specific to any one card. It is necessary to have this device, 
since w hen the system is initialised, it is not aware of the existence of any 
cards and hence will not allow access to their device files.
O  A real d ev ice , which corresponds to a Numbersmasher card in the 
machine. The minor device numbers start at 0, with the standard name 
of ns860_n, where n is the minor device number.
The control actions are performed through the i o c t l  call whose range of argu­
ments is extensive and hence are described in appendix A. A short summary of 
the most important features is presented below. The io c t l  call takes a pointer 
argument, which is used for input, output or both, depending on the paramet­
ers.
Add board Increment the num ber of boards recognised by
the driver. The driver initially does not recognise 
any boards.
Work functions Include: interrupt the processor, reset the pro­
cessor.
Get and alter parameters Allows manipulation of the configuration of the
device driver. This includes: link base address, 
protocol used and interrupt levels.
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The driver is normally initialised by a privileged user, or by the system at 
boot time. The initialisation indudes the configuration of all cards and their 
parameters. This operation requires privilege, because some of the informa­
tion could be used to interfere with proper system operation. For instance, the 
driver allows the user complete freedom in setting the address of the link ad­
apters and Interrupt ReQuest (IRQ) level to be used, which if set incorrectly 
could crash the system.
It could be argued that, instead of disallowing un-privileged users to configure 
the system at all, a restricted set of choices could be made available to them 
For instance, the link decode address could be changeable between 15 Oh and 
170h, which are the two standard addresses, without requiring privilege, while 
retaining full flexibility for a privileged user. This approach was not taken, 
because in many cases it is very difficult to determine the validity of access to 
certain parts of the system, which depends greatly on the particular hardware 
present.
6.3.2 lUning the driver
The device driver transfers bytes by polling a fixed num ber of times and sus­
pending on timeout and interrupt if the polling fails. In order to investigate the 
performance of the device driver the interface was extended to support simple 
statistics gathering facilities. These collected information about the num ber of 
events and sizes of transfers. A problem was posed by the num ber of vari­
ables or the dimentionality of the data. In order to view the data, a scatterplot 
motix was used [214]. The resulting plots of the data may be seen in figure 6.3.
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(a) Varying number of polls (b) Varying timeout
Figure 6.3: Scatterplot matrix of device driver performance for 
a sample program.
The basic algorithm used by the driver to transfer each byte via the link is 
w hile t r u e  d o  
for /:=1 to  N d o  
poll (byte) 
e n d  for 
if (failed)
shown below: th e n  sleep (T or interrupt)
e n d  if 
e n d  w hile 
where
N  = Number of polls 
T = timeout period
In figure 6.3, the parameters of the device driver, namely the number of polls 
before suspension, N, and the timeout T are altered. Three benchmarks were 
used to evaluate the performance and were run under Microway run-time en­
vironment. The scatterplot matrix shows relationships of each variable against
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every other. The values shown include the benchmark num ber (bench), total 
number of polls (p o lls ), total num ber of sleeps (s leep ), total amount of time 
asleep in centi-seconds (stim e) and the num ber of timeouts (tou t).
The data collected for sending bytes to the i860 is separated from that for re­
ceiving data. The sending data is shown in the upper-right triangle, while that 
for receiving is in the lower-left triangle. Various useful information may be 
deduced from these plots, which constitute a very compact way of presenting 
the data.
For example, it is clear from the charts that the sending of data to the i860 
is hardly ever held up. This is because the definition of MicroWay OS860 
protocol, described in section 6, which retains all the control with the i860 side. 
Therefore the PC is quite frequently waiting for the i860 to initiate a transfer, 
bu t the only time it ever sends data to the Numbersmasher, is when it has been 
requested to do so by the i860. Hence, the i860 is always ready to receive any 
data sent and no waiting occurs. Various other interesting observations may 
be made from the data. An enlarged plot of some parameters may of course be 
made and were used to establish the driver tuning parameters.
The driver performance was found to be mostly dependent on the value of N, 
which was set to the value of 5000. This value may be somewhat conservative, 
in as mush as it makes the driver somewhat ineffient. However, in most en­
vironment which use the i860, the PC is not executing any computationanaly 
demanding tasks.
6.4 Implementing multi-processor support for the 
i860
The multi-processor interface to PVM is based on the idea of running the PVM 
daemon on the front-end processor, which has netw ork communication capab­
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ility. The support of a new architecture requires the implementation of a num­
ber of low-level functions, both in the daemon and in a library, which are used 
for compiling multiprocessor programs. Rather than have the daemon talk dir­
ectly to multiple cards, it communicates only with the multiplexing program, 
pvmmux, which then forwards requests to the cards. A graphical representa­
tion of the model can be seen in figure 6.4 The communication path runs in the 
U-shape between the NS860 side, representing the application running on the 














Figure 6.4: Multi-processor machine model for PVM.
The mw860 code to service 0S860 requests had to be somehow combined in 
functionality with the PVM daemon. A straight-forward combination was im­
possible, because of the complexity of multiplexing the servicing of the two re­
quest sources. A possible solution involved converting the program to use two 
threads, but a simpler and more robust option of having two separate applica­
tions communicating using the UNIX Inter-Process Communication (IPC) 
mechanism was selected.
A modified version of the mw860 program, called pvm860 was produced. This 
program is automatically started by the PVM daemon whenever a multipro­
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cessor is in use and communicates with the daemon using a UNIX-domain 
socket. A UNIX domain socket provides a reliable communication between 
processes running on the same UNIX machine. This is in contrast to the Internet 
domain socket, which allows for communication between processes on dif­
ferent machines connected by a common network. The socket is named with 
a UNIX pathname, which in this case is placed in /tmp directory to avoid pol­
luting the user's home directory. However, this means that to allow multiple 
users to use the system, the socket name must be derived from the user name. 
The overall system is illustrated in figure 6.5.
Linux
p vm d3 pvm 860
N u m b e r s m a s h e r  
ca rd  1
OS860 ; Iibpvm3 -prog
— i -  . .  . ■--------------:—
N u m b e r s m a s h e r  
ca rd  2
OS860 Iibpvm3
Figure 6.5: The communications within PVM /860.
6.4.1 Modifications to PVM____________________________
The PVM distribution keeps track of the numerous architectures which it sup­
ports through a complex configuration system, based around make utility. In 
this case, two new architectures had to be implemented to represent the front- 
end and Numbersmasher specific parts. The two architectures were named
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NS860LINUX and NS860 respectively.
The basic implementation is centred around the emulation of NX2 message lib­
rary functions, which is done by the n x l ib . c module. This module is common 
between the front end and the Numbersmashers, to avoid repetition. A de­
tailed representation of the various components of the implementation may be 
seen in figure 6.6. Both the library and the daemon had to be built for the front 
end, while the back end required only the library.
All functions used to implement the daemon side of the interface code have 
mpp_ prefix, denoting the Massively Parallel Processor (MPP) interface, and 
include:
void mpp_init () The initialisation function, which is called before any of the 
other multi-processor functions.
i n t  mppJLoad ( in t  f l a g s ,  char *name, char *argv[] , in t  co u n t, in t  t i d s D ,  
Load the num ber of instances specified by count of the program  name 
into the multi-processor. The argument vector and parent task id are 
given and the array of newly-created task ids is returned.
void  mpp_input () Receive packets from the multi-processor and pu t them on 
the task input queue.
void mpp_output () Send the packets queued for the multi-processor nodes, 
using the architecture-specific communication mechanism.
in t  mpp.probe() Return true, if there are messages from the multiprocessor 
ready to be read.
void  mppJkill ( s t r u c t  ta s k * , i n t  s ig n a l) Send a specified signal to the 
task.
In addition, architectures which support multicasting may define mpp_mcast to 
use the machine-specific communication mechanism. The i860 version also ad­
ded void mpp_halt () function, which is called before terminating the system.
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This allows the PVM daemon to correctly terminate the communication assist­
ant program, pvm860.
The multi-processor library uses a number of macros, which again must be 
defined for the multiprocessor. These calls deal mostly with asynchronous 
message passing. The asynchronous primitives return m essage identi­
fier s, (mid s,) which allow the application to later find out if a particular com­
munication has been completed.
Since these macros were clearly designed to map one-to-one to the NX2 inter­
face standard [192] used by intgl for some of its multiprocessors, in addition to 
the macro names, the corresponding NX2 function name is listed below:
ASYNCWAIT — void _msgvait ( i n t  mid) Wait until the asynchronous mes­
sage identified by the mid argument has completed.
ASYNCDONE -  i n t  _msgdone ( i n t  mid) Return true, if the message identi­
fied by mid tag has been delivered or received.
ASYNCSEND — i n t  _isend ( i n t  t a g ,  void *buf, s ize_ t le n ,  i n t  d e s t ,  in t  pty 
Initiate an asynchronous send and return its message id.
ASYNCRECV -  i n t  _ irecv  (long recvmask, void *buf, s ize_ t len)
Initiate an asynchronous receive and return its message identifier.
MSGSIZE -  s ize_ t _inf ocount () Return the size of the message which is 
next to be received.
MSGSENDER -  in t  _inf onode () Return the node id of the sender of the 
next message to be received.
M S G P R O B E -in t JLprobe ( in t  tag ) Return an indication whether a mes­
sage is pending to be received.
MSGTAG -  in t  _inf otype () Return the tag of the next message to be re­
ceived.
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PVMCSEND — int _csend (int tag, void *buf, size_t len, int dest, int ptyp 
Perform a synchronous send of a message to the specified node.
6.4.2 Intermediate communication facility -  pvm860
The PVM daemon communicates with the pvm860 application as illustrated in 
figure 6.5. The protocol used for this communication is based on the standard 
NX2 calls described above. The necessary modifications are outlined below:
Since there is a single pvm860 task controlling all the Numbersmasher cards in 
the system, all the calls require additional arguments, which specify the card 
number for which they are destined.
While the Massively Parallel Processor interface which was used for the Num­
bersmasher port was deemed most appropriate, it is intended for custom-built 
multiprocessor and not accelerator cards. This results in a couple of difficulties 
stemming from the limit of one daemon per host:
O As mentioned above, because every daemon can represent one architec­
ture and the daemon running on the front-end processor represents the 
accelerators, the front-end itself cannot be used effectively within PVM. 
This is a recognised limitation of PVM 3.
O Since a daemon normally represents a single host, there is no provision 
for suppling information about the number of accelerator cards present 
in the system. This problem is solved in PVM/860 by starting copies of 
the worker programs, one at a time. The daemon will only allow one 
program per card (this is a limit of OS860) and hence the master can 
determine when it has utilised all cards, once its requests to start more 
workers fail.
 ■v? Microway run-time support was successfully re-implemented 
to execute on a host running Linux. This work allowed the use of
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Microway compiler for the production of PVM programs. Further 
work w as done to interface PVM, using its Massively Parallel Processor inter­
face, to the Microway environment, resulting in an effective PVM computing 
platform.
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An ordinary read request 
—* READ
—> file descriptor 
—► data 
result
A  read request with a nested a ccess  
—> READ
—► file descriptor 
ESCAPE
ACCESS 
-¥ file descriptor 




f -  result
Table 6.1: An example of OS860 protocol escapes.
Messeage Meaning
STARTPROG Starts a named program with given arguments on the 
specified processor
Table 6.2: Extensions to pvmd pvm860
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Figure 6 .6 : Overview of the implementation of PVM/860.
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Dynamic Security Assessment in 
Power Systems
peration of an electric power transmission system is aimed at max­
imising the system efficiency, subject to external constraints, such 
as pricing of generation and demand. This section deals with the 
issue of electric power system stability and describes the On-line Algorithms 
for System Instability Studies (OASIS) package developed by the Power & En- 
ergy Systems Group at the University of Bath [215]. OASIS is the principal 
application, for which the parallel processing platform described in this doc­
ument was aimed.
A more exact evaluation of system stability has considerable financial bene­
fits. The knowledge of stability limits allows more freedom in altering the sys­
tem configuration, for instance by using cheaper, remote generation and trans­
mitting the power to the demand area. This can result in considerable sav­
ings, with a typical example figure calculated for a large power system reaching 
$360,000 per day [216].
7.1 Power System Stability
System stability is defined by its response to a disturbance. Mathematically, 
a system is Liapunov -stable, if for every disturbance of the system from its
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initial equilibrium position, there exists a bounding neighbourhood within 
which the system state remains. A B system is asymptotical ly stable, if in 
addition to being Liapunov-stable, it tends to an equilibrium point at time tends 
to infinity.
Unfortunately, this mathematical definition of stability does not take into ac­
count ongoing changes to the system, which form the operating conditions of 
a real electrical power network. The changes in customer demand and gener­
ation supply mean that the system is never in a steady equilibrium. Therefore, 
stability is usually defined in terms of engineering approximations to steady- 
state.
Considerations of system stability are important, because during everyday 
operation of an electrical power system, various naturally occurring events 
may disturb the system operation. Such events, which include lightning hitting 
a transmission line, a tree shorting out a substation connection or a power 
station failing due to hum an error, are known as contingencies.
It is important to ensure that the occurrence of a contingency has a minimal 
impact on the system operation. Therefore, operating limits of all components 
have to be met and continuity of electricity supply to all major parts of the 
system ensured. In the U.K. the National Grid Com pany (NGC) is legally 
obliged to ensure that their system is secure against likely contingencies [217].
An power system consists of a large num ber of components operating at a rated 
frequency, which in the UK is 50 Hz. The system stability criteria m ust ensure 
that the generators in the system stay synchronised to this frequency. If a loss of 
synchronism occurs, equipment ratings may be exceeded resulting in  damage.
Traditionally, power system stability is viewed as consisting of two compon­
ents: transient and dynamic stability. This view is taken by OASIS and hence 
this is the approach accepted in the remainder of this chapter. However, the 
separation of these two classes of stability is by no means easy and is further 
complicated by inconsistent uses of terminology. In fact, some sources [218]
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suggest abandoning the term dynamic stability altogether.
7.1.1 Transient Stability
Transient stability defines the stability of the system in the face of rapid, large- 
scale changes, such as a severe contingency. A system is considered transiently 
stable if, following a disturbance, it returns to a stable operating point, which 
may be different to the original operating point, w ithout losing synchronism.
Obviously, transient stability is dependent on the severity and duration of 
the disturbance. Hence, ordinarily, a list of credible system contingencies is 
considered, including all likely combinations of faults.
Since the passive transmission components of the network are relatively diffi­
cult to damage, most problems with instability occurs with generators. A gen­
erator converts mechanical power input to electrical power output. However, 
if due to a fault, it is unable to transfer the electrical power generated, an ex­
cessive power build-up occurs in the generator which accelerates the rotor, po­
tentially damaging it. Since the governor, which controls the physical power 
input, often operates only after several seconds, a transient instability may oc­
cur within such time, as illustrated in figure 7.1.
7.1.2 Dynamic Stability
Dynamic stability specifies the stability of the system when subjected to small, 
slow changes, such as a change of demand. A n electrical power system is 
dynamically stable, if given such a disturbance it settles into a new steady-state 
condition [219] without loss of synchronism.
A dynamically unstable system may, following a small change, begin oscillat­
ing with an increasing amplitude until system limits are reached, as illustrated
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in figure 7.2.
In the past, operation was limited by steady-state limits, for example max­
imum transmission capacity of a line. However, as systems became more inter­
connected, dynamic stability became the major limiting factor. Dynamic sta­
bility is normally maintained by restricting the m axim um  pow er flow between 
loosely connected parts of the system. Such restrictions reduce the operating 
efficiency by preventing the electric power utility from transferring cheaper 
power between loosely connected parts. This m akes dynamic stability par­
ticularly important economically and was the reason for the development of 
OASIS.
7.2 OASIS
The Power and Energy Systems Group at the University of Bath has developed 
an on-line dynamic security assessor as a part of an  ERCOS grant jointly funded 
by EPSRC and the National Grid Company (NGC). The OASIS system 
evaluates a provided list of credible contingencies and ranks them  according 
to their severity. The system obtains a fully ranked list for a typical system in 
10 to 15 minutes, which matches the rate of change of system state.
7.2.1 Contingency Screening
For a large power system there may be several thousand contingencies, which 
may cause instability and hence need to be examined. The evaluation of all 
these contingencies may not be possible within the time required. The version 
of OASIS used in this project does not perform any screening. However, other 
versions have been developed to include neural netw ork based screens for both 
transient and dynamic stability evaluation, resulting in a twenty-fold speed
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im provem ent [220].
7.2.2 Contingency Evaluation
While various methods of evaluating system stability are currently in use [221, 
222], the most reliable and accurate approach is simulation of the system beha­
viour. OASIS is based around the Real Time Power System Simulator (RT- 
PSS) also developed by the Power end Energy Systems Group [223].
In order to evaluate the effect of any given contingency, the assessor simulates a 
maximum of 30 seconds of system behaviour following its application. If an in­
stability arises before the 30 seconds are up, the simulation is stopped. From the 
simulation, the decay time constant is calculated for the key system parameters, 
in this case the generator rotor angle swings. The time constant is defined by 
the first-order equation and represents the time taken for the parameter value 
to decay to approximately 36.8% of the original value. The NGC suggests that 
a stable system should have a time constant less than 12 seconds, which is the 
value used by OASIS to m ark unstable cases.
7.2.3 Contingency Ranking
The list of contingencies is ordered according to their severity. The severity of 
a contingency is defined by a single real num ber known as the severity index. 
The severity index is in turn  calculated from the system parameters, which 
impose limits on the operation of the system. In effect, the severity index figure 
is a reflection of how close the system is to critical instability [224].
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7.2.4 Implementation
The OASIS system is implemented in ANSI C and uses POSIX services. The 
system is designed to be parallel by using a client-server paradigm. The main 
component is a user-interface client task. It uses the PVM system, described 
in chapter 5, to start and communicate with a num ber of servers. The servers 
perform the bulk of the calculations. This is illustrated in figure 7.3.
The client provides a graphical user interface, using Motif toolkit and widgets 
on top of X window system version 11R5. The interface displays the ranked list 
of contingencies while the next evaluation is in progress and allows the user to 
examine the characteristics of the four most severely affected generators. The 
client also performs the sorting of the ranked contingencies.
The server tasks perform evaluation of contingencies. Since every contingency 
is independent of the others, this approach provides a very effective parallelisa- 
tion, even in an environment which supports low communication bandwidth. 
Although further parallelisation would be possible, for example by using a par­
allel version of the power system simulator, such as the one developed in ref­
erence [79], it is not necessary. The full NGC power system requires evaluation 
of the effect of the order of 5000 contingencies. Since each contingency is in­
dependent, this allows a data-parallel evaluation on at least hundred com­
puters [225].
At the start, the main process starts a copy of the worker on each of the com­
ponents of the virtual machine. A description of the system is then sent to all 
workers. The central task then uses a "pool of tasks" paradigm, with all contin­
gencies initially placed in the pool and the workers extracting a contingency to 
evaluate, performing the evaluation, returning the results and fetching another 
contingency.
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The central resource of the task pool could become a bottleneck in a massively 
parallel system. However, even the largest problems currently considered 
require the use of only several computers to meet the timing requirements. 
Therefore, the central task pool is not a restriction at present, although it could 
become one in the future.
The last contingency is evaluated by all workers, which have finished other 
processing. This ensures that the overall evaluation is not held up by one slow 
machine and is completed as soon as possible. This is important, since results 
of the evaluation are not displayed until all contingencies are ranked in order.
7.3 Modifications for this project
One of the aims of this project is to provide a standard parallel environment, 
which would not require modifying applications, such as OASIS. However, 
while necessary modifications are minimised, it is impossible to avoid them 
completely. This is especially true, since OASIS is used in this project for 
operator training rather than on-line system stability assessment. This means 
that both the num ber of contingencies and the evaluation time periods are 
considerably smaller.
As described in chapter 5, the support for the i860 under PVM has necessary 
limitations. The only one which required a change in the implementation of 
OASIS, involved multiple i860 accelerator cards. The PVM system does not 
provide a mechanism for supporting multiple machines using a single PVM 
daemon. The original OASIS client therefore makes the assumption that each 
PVM daemon is a single processor and starts one copy of the server on each 
daemon.
While this approach does result in optimal efficiency for ordinary UNIX ma­
chines, which form the rest of the processing netw ork used by OASIS, the i860
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system may contain multiple cards, which would not be utilised under the ori­
ginal scheme. The client source was therefore modified, so that multiple copies 
of the server are started on the i860 nodes. The copies are started, one by one, 
until the daemon returns a failure. The PVM/860 daemon will only allow a 
single process per i860 card, in keeping with the restrictions imposed by Mi­
croway runtime environment. Therefore, once each card is executing a copy of 
the server, further attempts will fail, informing the client that all cards are now 
in use.
Another known limitation of the PVM system is the inability to use the front- 
end host processor as part of the virtual machine. This is not a limitation for the 
intended system configuration, since the front-end processor for the accelerat­
ors is executing the front-end interface task. However, if the accelerators are 
used as a part of a larger PVM network, the front-end processor will be used 
only to forward communications to the accelerators, which may in some cases 
constitute a considerable waste of resources. Hopefully future versions of PVM 
will free the system from this limitation, allowing the computing power of the 
front-end host to be fully utilised.
his chapter describes the problem of Dynamic Security Assessment 
in power systems and, in particular, the OASIS tool developed by 
the University of Bath to solve it. The OASIS package has pro­
cessing requirements which match the characteristics of the parallel platform 
created by this project. It was therefore used as the principal benchmark in test­
ing and evaluating of the usefulness of this work. However, as stated before, 
other applications with similar requirements could equally benefit from the use 
of the environments developed during this research.
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Figure 7.1: Transient instability.
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easuring the performance of a parallel computer is a challenging 
task. The overall performance depends on the hardware, software 
and input data in a far more non-linear manner than is the case for 
serial environments. The aim of this chapter is simply to provide some basic 
results which would enable the reader to assess the system performance. An 
in-depth treatment of parallel performance measurement is beyond the scope 
of this thesis. An interested reader is referred elsewhere for more informa­
tion [226].
The main performance results presented in this section relate to the execution of 
the dynamic security assessment program, since it represents a typical type of 
application for which this platform has been developed. In addition, the results 
of synthetic benchmarks have also been included, in the hope that they will 
allow the estimation of system performance for applications with other scales 
of computation and communication. Also, a comparison between the i860 port 
and more common implementations are given where appropriate.
8.1 Comparison of compiler performance
During the progress of this work, the NorCroft compiler has been replaced by 
Microway's C compiler. This was done to achieve better performance offered
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by the superior optimisation of Microway's compiler. In order to evaluate 
the extent of this advantage, the performance of the two compilers has been 
compared.
Since NorCroft compiler has no floating-point support on the i860, an integer 
benchmark had to be used. While ideally the SPEC integer benchmark should 
have been used, its large size made it unsuitable for this comparison. Hence, 
a simple synthetic benchmark of Dhrystone was used. The results of the com­
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As may be seen from the chart, the results were timed for 106 and 10T 
Dhrystones, to ensure that the steady-state performance was being correctly 
measured. It may be seen that the Microway compiler exhibits a two fold per­
formance improvement over NorCroft for integer code, hence justifying the de­
cision to upgrade the compiler.
Additionally, it should be noted that even the Microway compiler does not be­
gin to approach the peak performance of the i860 CPU. The compiler achieves 
3.6 Mflops/s for double-precision Linpack on 100 x 100 matrix. By comparison, 
the int0 l Fortran compiler reaches 9.8 Mflops/s for the same conditions.
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8.2 Communication performance
A major handicap of the hardware configuration used is the communication 
bandwidth. As explained in chapter 2, the design of the Numbersmasher card 
used Transputer links for convenience of design. Although the theoretical max­
imum throughput of the links is 1.6 MBytes/s, this is not achievable with the 
IMS C012 link adapters [69]. The practical throughput of the links is closer 
to half that value. To evaluate the performance of the communications, He­
lios/860 was compared against Transputer Helios, which uses a similar hard­
ware design.
The timing was measured using the timeio program supplied with Helios, 
and constitutes the time taken to transmit the given message from the board 
running Helios to the IO-server and back. The performance of Helios/860 is 
compared in figure 8.2 with the results obtained from Transputer Helios, with 
the I /O  server running under DOS and Linux.
- a -  i8 6 0  H e lio s
100000
T 8 0 0  H e lio s  /  L inux







M e s s a g e  s i z e  [b y te s ]
Figure 8.2: Transmission times for messages under Helios.
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As may be seen from the figure, the communication bandwidth of T800 Helios 
is considerably greater under DOS than Linux. This is due to the overhead 
of using a device driver to access the card as opposed to accessing it directly 
under DOS. The Helios I/O  server is written for use under DOS and frequently 
transfers small-sized messages. This is not efficient under Linux, where any 
transfer incures the overhead of context switch to the kernel and back. It 
may also be seen from the figure, that Helios/860 has a higher bandwidth and 
latency than Transputer variant. The higher latency is likely to be due to the 
higher context switch times for the i860 than the Transputer.
The apparent greater band with of the i860 comes probably from modifications 
to the I/O  server, which perform some basic buffering. The server stores small 
read requests, until a write is requested. A similar buffering is performed for 
writes. In practice this amounts to buffering entire whole messages into single 
device-driver requests.
The performance of PVM was compared using a supplied program timing. 
The program measured both packing and sending times and the results were 
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Figure 8.3: Timings for PVM variants.
Eight Results and Analysis 154
The results show that again, the overall characteristics of the performance for 
PVM/860 are in line w ith these of PVM/Linux, although the absolute perform­
ance of PVM/860 is considerable lower. This is expected since PVM/Linux 
uses UNIX-domain sockets for communication, which do not suffer from the 
same bandw idth  limitations as Transputer links.
8.3 Null kernel call
In order to measure the performance of Helios/860 as an operating system, the 
time taken to execute a simple kernel call was measured. Although the vast 
majority of Helios kernel functions do not involve a user to supervisor mode 
transition, the timed call was one of the ones which do. This was done in order 
to allow a fair comparison with other operating systems.
The m easurem ent program  timed the execution of a large num ber of traps cor­
responding to the Enable_Int system call, which is effectively a null operation, 
since interrupts are already enabled for all normal processes. The results indic­
ated 91/xs per call. This result was obtained during normal system operation, 
with the usual system tasks consuming some portion of the available CPU.
8.4 OASIS performance
The prim ary reason for developing the parallel system described in this thesis 
was to allow the use of sophisticated data-parallel tools, such as the OASIS 
program, to be available on a compact and cheap platform. It is therefore 
natural to evaluate its performance by using OASIS.
The system nam es reflect the size of the studied network and, in particular, 
the num bers of machines and busbars. The m4b6 system, which contains four
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machines and six busbars, was used for small-scale evaluation. The training 
system is aimed mostly at the twenty machine (m20bl00) system, which formed 
the core of the evaluation.
The PVM/860 system can only support up to two cards, since each card needs 
to decode at a distinct I /O  address and only two are supported by current 
hardware. There are however, no fundamental reasons why the hardware 
could not be simply extended to support three or more cards. In the Helios/860 
environment, the PC only talks directly to the first card, with the remaining 
cards chained using the Transputer links. Therefore, this environment can 
support any num ber of cards. The limit of three cards was however imposed 
by the pow er supply and cooling requirements of the Numbersmashers.
Each timing measurement was repeated three times to estimate the variance in 
results. The presented results are largely based on the article by Crowl [227].
The timing results are shown in figures 8.4-8.7. The data is show n as a log- 
log time plot, to allow a graphical comparison of the relative speed-up achieved 
in the various configurations, despite their vastly different speeds. In addi­
tion, the absolute performance may be compared on the linear speed plots in 
figures 8.5 and 8.7. All figures includes error bars which mark the maximum 
and minimum values. These are used in place of the more usual standard de­
viation figures, since only three measurements were taken at each point. The 
linear speed graphs show the speed normalised to the num ber of contingencies 
evaluated, since otherwise the range of values would make the chart unread­
able.
As may be seen from the figures, the PVM/860 configuration is considerably 
faster than Helios/860. This difference reflects the cost of the multi-tasking 
services provided by Helios. Microway's OS860, which only allows a single 
task per CPU, does not incur these scheduling overheads, hence achieving 
better performance.
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Another component which contributes to the slowness of the Helios variant is 
the relatively inefficient code used. Although both PVM and Helios use the Mi­
croway compiler, Helios requires the code to be position-independent and de­
m ands special support for shared libraries. These features result in consider­
ably less efficient code. Some improvement in performance could be achieved 
by altering the interaction between the compiler and linker, so as to avoid us­
ing the expensive indirect access method where it is not absolutely necessary. 
However, the majority of the performance loss can not be eliminated.
The speedup of the evaluation is approximately linear with the number of 
processors. This, of course, was to be expected, as the algorithm is data-parallel 
and hence is not affected by inter-worker communication.
As may be seen from figure 8.6, the performance of the system is adequate for 
its function. The 35 contingencies on the 20 machine system are evaluated in 
under 2 minutes using two processors with PVM. Such a configuration gives 
the user enough time to view the results and consider their implications in 
between evaluations.
While this project has satisfied its original aims, the long-term usefulness of 
this work has been seriously reduced by int@l's decision to discontinue the i860 
family. This means that the hardware currently used is over six years old. In 
today's environment, the entire complex hardware and software system could 
easily be replaced by a uni-processor. For example, a Pentium 120MHz pro­
cessor has been benchmarked to take approximately 50 seconds to perform 
the ranking of 35 contingencies, making it twice as fast as the fastest Number- 
smasher configuration tested.
However, it is still possible to construct a very powerful single-box config­
uration based on the i860 hardware. Microway are currently marketing the 
QuadPuter board [7], which holds four i860 XP 25MHz CPUs together with 
32 Mbytes of shared-memory and PC interface. Up to five such boards may 
be added to a single, specially adapted PC. Each processor also has 2 Mbytes 
of local RAM, which can be accessed without contention.
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Although has not been ported to the QuadPuter boards, the issue of this port 
was considered at one stage of the project. The system would almost certainly 
have to emulate message passing using the shared memory. It could also use 
the shared memory to hold shared executable code, in particular the kernel and 
nucleus, although that would require some modifications to the servers.
Support of PVM on the QuadPuter w ould also be possible. Current versions of 
PVM already contain some support for various shared-memory architectures. 
Modifing such support to allow for the use of shared memory between pro­
cessors on a single board and message passing between boards, would consti­
tute the majority of the porting effort.
Using the QuadPuters, a single-box training environment containing twenty 
i860s could be constructed. Estimating the performance of such a system ex­
ecuting the DSA and taking into account the lower clock speed of the Quad­
Puter CPUs, the basic 35 contingency training scenario could be evaluated 
within 15 seconds.
Additionally, such a system w ould have a greatly improved communication 
performance. Microway quote the bandw idth of the shared memory ac­
cess at 67 M bytes/s and EISA bus access (for inter-card communication) as 
16 MBytes/s. This would make the platform also suitable for more tighly- 
coupled parallel applications.
8.5 Other results
In addition to the above numerical results, the systems have a num ber of qualit­
ative differences. The Helios environment is considerably less stable and more 
prone to crashes than Micro Way's OS860. This is a result of its greater complex­
ity, lesser use of the memory protection hardware and real-time nature. In fact, 
the vast majority of problems encountered duing development of Helios/860,
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C h ap ter  Nine
Conclusions and Further Work
his chapter describes conclusions reached as a result of the conduc­
ted work and the further work which is suggested. The work de­
scribed here was not performed because it was judged secondary to 
the main objective of this project and time constraints did not allow significant 
detours.
9.1 Conclusions
The results have demonstrated the practicality of the single-box computer for 
use as a DSA training platform. The hardware utilised optimised accelerator 
boards in a PC-compatible machine. Two software configurations supporting 
distributed data-parallel application were tested. Both the distributed operat­
ing system and the message passing system were ported to the i860 and their 
performance examined.
The performance of the message-passing system outstripped that of the distrib­
uted operating system. This was due to:
O The overheads of a fully-blown operating system.
O The inefficiencies due to use of position-independent code and shared 
libraries.
163
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An operating system which does not use memory management unit, such 
as Helios gains substantial performance on RISC processors like the i860. It 
avoids the penalties due to MMU context switching and, in the case of virtually- 
tagged caches, also the cache flushes. However, in order to implement shared 
libraries, such a system m ust use indirection for all global data, hence loosing 
a substantial portion of its gain.
Also some of the inefficiencies could be eliminated by a 
better com piler/assem bler/linker implementation, the inherent overheads of 
multiple tasks w ould still heavily penalise Helios performance.
In parallel
environments which require maximum performance, several choices exist for 
the software support framework. Traditionally, such architectures would use a 
simple special-purpose environment, which provided maximum performance 
at the cost of portability of programs. The other extreme position was occupied 
by fully-blown distributed operating systems, such as Helios, which provided 
more flexible services and a wider range of supported architectures at the cost 
of performance.
At present, w ith the popularisation of message-passing systems, such as PVM 
and the newly-standartised MPI, a third alternative has emerged. The special- 
purpose single-processor environments, like MicroWay's OS860, may be com­
bined w ith a portable message passing interface, achieving optimal perform­
ance and yet retaining wide portability.
Of course, distributed operating systems can fight back by providing more ad­
vanced services, which are unavailable under plain message-passing systems. 
This is already the case w ith some systems, such as Chorus [83], which provide 
load balancing, task migration or distributed file systems. However, for the 
training DSA system, the superior performance of the message-passing envir­
onment makes it the better choice.
As mentioned in the results chapter, the system developed is adequate in ful- 
filing its role as a training DSA simulator. The system performance could be 
substantially enhanced by using more powerful hardware. In addition, some
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of the latest work on the neural network contingency screens, described in sec­
tion 7, could be used to increase the performance of the system by a further 
order of magnitude. However, in the particular application of operator train­
ing, the large num ber of contingencies does not necessarity offer an advantage, 




The current port of the Helios operating system to the i860 is complete. 
However, since the architecture of the i860 is significantly different from pro­
cessors for which Helios was developed, numerous enhancements to the oper­
ating system are possible. These include:
QuadPuter support would be a priority for Helios, in order to bring the system 
performance to match current state-of-the-art. While there are no con­
ceptual difficulties w ith the work, various tradeoffs, in particular w hat to 
keep in the shared memory, will have to be evaluated.
Better protection of tasks, in particular protecting the data segments of tasks 
which are not currently executing from being modified could be added. 
The i860 contains an integrated MMU and Helios has been modified to 
protect code segments. The performance implications of altering the 
MMU mapping and the consequent cache flush have to be considered 
in balance to the extra reliability thus achieved. Further problems arise 
from some Helios program s assuming that they have access to the en­
tire memory. For instance, the map utility which displays a memory map,
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transverses the linked list of allocated memory blocks to obtain its inform­
ation.
Perhaps the most flexible approach w ould be to use the flag field in the 
executable file to indicate whether while executing it the MMU should 
be used to protected other segments. This would allow the execution of 
suspect programs reliably without incurring the speed penalty or altering 
any software.
Faster boot facility could be provided on the i860 by noting the fact that with 
the MMU protecting the nucleus, it cannot be corrupted during the sys­
tem use. Therefore, rather than uploading the nucleus blindly when He­
lios is booted, the server program can check a num ber of memory location 
to verify that the nucleus is loaded and simply restart it. In addition, in 
case of a failure to boot, the server should automatically re-load the nuc­
leus, thus avoiding problems with hardw are memory corruption, which 
can arise from stray high-energy radiation or a temporary hardware fail­
ure.
Clearly, this facility is potentially dangerous. However, many other as­
pects of Helios, in  particular its timeouts, have a substantially larger prob­
ability of failure than an  adequately large check block consisting of sev­
eral bytes.
9.2.2 Improving compiling
The system does at present support two C compilers: NorCroft and MicroWay. 
However, neither of these systems provides a satisfactory development envir­
onment. It is the view of the author, that the NorCroft compiler should be com­
pletely replaced by the MicroWay program, which itself requires a number of 
enhancements. These include:
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Data segm ent is currently provided for by generating code which initialises 
it. This approach was taken initially, because it directly matches the 
GHOF model of the object file and provides greater flexibility than the 
COFF solution. However, the resultant data segments take up far too 
much space and considerably slow down the start-up of executables. The 
solution would involve generating a data block containing initialised data 
and initialisation code which simply copied this block to the module's 
data slot. Of course, more elaborate approaches, including generating 
code to initialise repetitive data or ultimately some form of compression 
would also be possible.
Helios support for execution of the MicroWay compiler is essential to further 
development. At present, the compiler has to be executed under the 
OS860 environment. This means that w ith a single i860, Helios has to 
be terminated in order to execute the compiler. The compiling of Micro­
Way C compiler for use under Helios would first require the alteration 
of MicroWay Pascal compiler to generate GHOF. Unfortunately, the code 
generation part of the Pascal compiler is distinct from the C compiler.
In addition, it might be useful to re-compile Hellos itself w ith the Micro­
Way compiler. This w ould require work to done to enable this compiler 
to generate Helios shared libraries, which are provided by NorCroft com­
piler w ith the - z l  option.
9.2.3 Improving PVM
The PVM environment has shown best performance of the tested configur­
ations. The main task which remains to be done is the support for three 
cards under PVM. This would involve modifying the address decoding Pro­
grammable Logic Device (PLD) to support at least three different base ad­
dresses. In the interests of flexibility, support for a user-definable address,
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within some range, would be most appopriate. The device driver and PVM 
libraries would not require any significant modification to support three Num- 
bersmasher cards.
Appendix A
Linux device driver for the 
Numbersmasher card
This appendix contains a description of the IOCTL calls, which may be used to 
communicate with the Numbersmasher device driver for Linux.
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Name Control? Description
Privilaged?
Version X control Returns the version number of the driver. Also uses
the argum ent (if not NULL) to return the option  flags, 
indicating options supported by the driver. Optional 
features include:
O  FIFO interfaces supported, if any.
O  Debugging support, see section A.
O  Handling of non-blocking accesses, which may be 
slow, fast or none.
O  Support for non-aligned accesses using boot 
ROM protocol, which are not supported by the 
protocol and have to emulated by the driver.
O  Support for asynchronous accesses.
O  Support for statistics gathering.
All of these options are implemented by conditionally- 
compiled code in the driver.




How many X control 
Add board /  control 
Auto configure X control
Debugging /  control
Force release /  control
Reset X device
Interupt X device
Which am I X device
Get protocol X device
Set protocol X device
Get linkbase X device
Set linkbase / device
Get IRQ X device
returns the num ber of present boards, 
increases the num ber of present boards, 
automatically configure the card specified by the argu­
ment. If the argum ent is -2, automatically detect and 
configure all cards.
enable and disable specified levels of debugging for 
specified subsystems. Debugging is described in sec­
tion A.
force the release of a device specified by the argument. 
This call is used, in special cases, to allow the release of 
a device, which has outstanding open descriptors. This 
condition sometimes occurs when a Linux application 
opens the device driver and then has a fatal error, which 
fails to close the driver.
Resets the Numbersmasher card.
Sends an interrupt to the i860 on the Numbersmasher. 
Returns the m inor device number of the current card. 
Returns the protocol which this card's driver is cur­
rently using.
Changes the protocol which the driver will use. After 
reset, the cards start in boot ROM protocol.
Return the address of the I /O  port used for the base of 
the link adapter registers. Normaly either 150h or 170h. 
Alter the I/O  port address used for the base of the link 
adapter registers.
Get the IRQ level used by driver.




Set IRQ /  device Alter the IRQ level used by the driver.
Get tuning X device Get the tuning information. The tuning parameters al­
low to alter the driver performance-related behaviour 
while operational. The parameters include:
O  number of polls
O  timeout length 
O  retry after timeout ?
Set tuning /  device Alter the tuning information.
Get flags X device Returns flags representing the curm et configuration
and status of the device. Useful flags include:
(D Device is present
<D Device is enabled
® Use interrupts in addition to polling
® Use FIFO adapter instead of links
(D Buffer transfers
© Device is busy (transfering)
© Device is ready for a read or write
Set flags /  device Alters the flags defined by the bottom  byte. The alter­
able flags include the first five in the above list.




Get statistics X device 
Set statistics /  device
Obtain statistics information. The statistics information 
is limited to total counts of bytes transfered and num ­
bers of operations.
Alter the statistics information.
A.1 Debugging Support
In addition to the above functions, the driver provides some support for tracing 
protocol details and debugging. The driver is organised into the following 
subsystems:
System Description
open The openO driver function.
close The close  () driver function.
read The readO  driver function.
w rite The w r ite () driver function.
io c t l The io c t l  () driver function.
seek The seekO driver function.
se le c t The se le c t () driver function.
in t r Handling of interrupts.
low read Low-level (protocol) reads.
low w rite Low-level (protocol) writes.
In addition to these subsystems, there are five levels of urgency, namely:









Informs about recoverable errors.
Errors which abort operation, 
c r i t i c a l  Failures which should never occure and 
may indicate internal inconsistency.
The device driver uses the Linux sy s lo g  facility, which is intended for kernel 
messages. The resulting messages get logged into file /usr/adm /m essages, 
unless the system crashes. During the initial debugging of the driver, when it 
caused frequent kernel crashes, a more direct mechanism of viewing the syslog  
errors had to be used.
The user can enable any combination of levels and subsystems to generate mes­
sages, although root privilage is required to change level of the debugging. By 
default the c r i t  i c a l  and e r ro r  level messages are reported for all subsystems. 
Since the messages are implemented using pre-processor macros, they can be 
completely removed, increasing run  speed.
Appendix B
Changes to Microway C compiler 
output
This appendix contains a report which was originally produced for Microway Inc on the 
11th Novermber 1992. It is included in its original format.
B.l Document structure_______________________
This document consists of a brief introduction to the Generic Helios Object Format (section B), 
a summary of the changes required for Micro Way's compilers (section B) and an example 
C program in both converted and unconverted forms (appendix B).
B.2 GHOF principles
Despite similarity of names, GHOF is quite different from COFF. The HeliOS concept of a mod­
ule table is central to GHOF. Each module consists of a correct header which cannot be auto­
matically generated by the assembler, since some information contained in it is only available 
to the compiler.
The following are most notable changes from COFF to GHOF are:
O All code must be relocatable
O All data and external functions must be accessed via the module table
O The object has only equivalents of Text and BSS sections. Hence all initialised data must 
be initialised by outputting the code to set it up at start time.
B.2.1 Object structure
The structure of a correct assembler file directly reflects the structure of the object file. The file 
consists of:
175













The order of most sections (excluding the header and trailer) is arbitrary; however the format 
described above is recommended. The following sections describe each of the parts of the object 
in detail.
Module Header
Each GHOF module must start with a module header. A module header is always 56 bytes long. 
The following represents the format of this header:
Bytes Contains Meaning
4 0x60f160f1 module type
4 .ModEnd - .ModStart total module size
32 "name", 0... module name, 0 terminated
4 -1 module slot
4 0x1000 module version
4 .MaxData size of module data slot
4 init start of init chain
In addition, the module should set the . ModStart code label, which allows for the calculation 
of module size in the header, and enforce the correct alignment required by the rest of the file.
Code "  '
This section contains ordinary i860 assembler code, mainly the definition of all the functions. 
The access to variables and functions in the code of this section must be modified as per 
instructions contained in section B.
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Stubs
For each external function (one not defined in this module), which is called from within this 
module a stub must be generated. Stubs are described on page 181.
Data Declarations
A GHOF object has only one data space. However the COFF model generates 3 separate data 
spaces (Globed BSS, local BSS and local initialised). Furthermore, GHOF requires some extra 
data space for exported functions. Hence the single physical data space is split logically into 4 
separate spaces.
It is most convenient to generate the data declarations for each of these sections in a block, 
followed by some extra padding data to ensure correct alignment of the next logical data space.
It is also easiest to output the export directives for exported labels next to their data declara­
tions.
Init Routine
The initialisation of all the data is performed by an initialisation routine. The assembler auto­
matically maintains pointers to these routines provided they start with an in it  directive. The 
init routine is called like any other assembler subroutine. There are two logical blocks of data 
to initialise: initialised variables and exported function addresses.
Module Trailer
The module trailer contains no generated code. It should however define labels which will 
enable the assembler to calculate the size of the module code and data.
B.3 Changes to assembler format
Please note the following:
O The C notation is used for hexadecimal and octal constants
O The assembler recognises a number of new directives (eg in it , patchinstr etc)
O The sections which describe briefly differences between Micro Way's assembler and GHOF as­
sembler formats are highlighted by using
O Each highlighted source example box is labeled with a reference number near die C 
source (eg Ref 2). This number will be used in future revisions of this document to mark 
changes. Also the example lines are numbered.
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O  A familiarity w ith the basic layout of the object file will be assum ed (see section B)
B.3.1 Module header_______________________________
For information on the m odule header see section B.
The suggested assembler ou tput by the compiler is:
: nodule ••   •
♦KodSiairt:
!!!!!! !word;:.;::!:: 0 x 6 0 f 1 6 0 f 1
.MadEnd *• .ModStart
byte "f i l e"




’ r - in it  • ;!!!!
Note: The argument to the space directive must be equal to 32 minus the number of characters 
in the string name and must be greater or equal to 1. Hence the name of the module must be 
Hmifedto31 characters.
A lso the sym bols . ModEnd, . ModStart and . MaxData are local code and data labels
B.3.2 Register usage
The Helios system  requires one register which should not be used by the compiler. This register 
alw ays holds the m odule table pointer and should never be used by the compiler. We are using 
r l5  for that purpose. Also, for compatibility with existing NorCroft code, the stack pointer 
register is r2. Furthermore, m ethods of access to data required by HeliOS som etim es require 
temporary registers. In that case, r30 and r31 are used in the exam ples below. The compiler 
m ust clearly be aware of the corruption of these registers.
Required register allocation changes are:
r2 should be unused
rtS  should  be unused
sp r2 the register r2 should be used instead of sp
r30 , r31 temporary registers som etim es corrupted by new (HollOS) code
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B.3.3 Functions_______________________________________
Each exported function has two labels associated with it:
. name Actual code label
_name Data label associated with the function and containing its address
Helios code for defining local functions;
O Generate code label called -function not /unction
O  Local labels generated by the compiler which currently start with a . should be altered 
to start with .. to distinguish them from code labels.
C source Ref 1
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Helios code for defining exported functions:
O Generate code label called .function not junction
O Generate the function data slot named function
Q Append to the init routine the code to initialise the function data slot
C source Ref 2




.ex p o rted :
.g lo b l  -e x p o rte d
Helios code
. e x p o rted ;
in da.ta declaration
d a ta  ^exp o rted , 4
e x p o rt .ex p o rted
♦n intt routine
. b r . . i a i t . e x p o r t e d
.. • l d . c  f i r ,  r3 0  "
word .ex p o rted
. i n i t .e x p o r te d 5
ld .1  4 < r3 0 ), r31
addw 4 , r 3 i , r 3 l
adda r3 0 , r3 1 ,  r3 0
p a tc h ia a t r  {PATCH860HAr
in DATASYHB ( .e x p o r te d ) ,
addu Dr r i d j, r3 1 )
:: ■ ! p a tc h iR * tr  (PATCE860L,
; PATASYHB ( - e x p o r te d ) ,
i :'3 ;i iiilHiiiii; s t . l  r3 0 , 0 ( r3 1 )  )
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Every external function which is called in the module must have a stub appended to the 
module's code. The stub should have the format:
C source Ref 3
extern void ilnportO;
MicroWay compiler Heiios code
code
. im port:
. v S» \  'l il i  ' : ’ " i ■: p a tc h in s t r  (PATCHB60VAL,
MTAHODtfLE (-im p o rt)  ,
. l d . l  0 < r lS ) , r30 ) 
p a tc h in s t r  (PATCHSSOHI, 
CQDESYMB(_i»poirt) , 
orh 0 ,  rOt r31) 
p a tc h in s t r  CPATCHE60L0,
CODESYHBC jim p o rt> ,
or. a,: r 3 1 , r31>
I::::::::: ' ' ' »5 '1  ^ 5S : '  4 ::: U.l  T 3 t(T 3 0 ), r30)
|j j j j : j  j j:j!1j f i!if:!!IE ^ !1:1:III:::I:::::!11!: bti r3Q
1 tt0P
B.3.4 Initialisation routine________________________
The initialisation routine must start by loading the data slot base into a register (r 16)
patchinstr {PATCH860YAL, SHIFT (-2, HODHUM), 
ld.l OCrlS), r!6)
It should ifinishilike any other subroutine with
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B.3.5 Declaring variables
Space for variables is reserved using the data directive. For any initialised data the code to 
set up the data slot must also be output.
Uninitialised locally defined data (not exported) should be handled as follows:
C source Ref 4
s ta t ic  i» t  v*r;
MicroWay compiler 
code
. I c o j m  . r a r ,  4.
Helios code
d a ta  l;_var, 4:
initialised locally defined data (not exported) should be defined as follows:
C source




-v a r: . lo n g  2
Helios code
d a ta  -Var., 4
tn. the init routine 
ox 2 , rO , y31 
patchinstrj<J>ATCK*60HTA[
DATASYKBCtot) jjjjj jjj 
ark O. xO,  r30 ) 
J i a t e h < i ? A T ( h i i 8 6 6 L O ,  
DATASYHB ( Jiirir) , ' 
s t .1 r 3 l ,  0 < x 3 0 ) •)
Note: if the variable is initialised to the value (or address) of another variable, thecode specified 
in section B should be used to load register r3 i with its value.
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Uninitialised exported data should be defined as follows:




. .comm _ v arT 4
Helios code
d a ta  .v a r ,  4 
e x p o r t . v a r
Initialised exported data should be 
C source 





_var: . - long  6
. g lo b l .v a r
Helios code
d a ta  .v a r ,  4 . ...............
e x p o rt .w ar ’. 
in the imt routine 
o r  6 , rO, r31 
p a tc h in s t r  (PATCH$60HtA,
DATASYXB(_var) , 
orfe 0 . rO, r30 )
DATJkSYUB(jwar) , '  
s t . l  r3 1 , 0 (r3 0 ) )
Note: i if the variable is initialised to thie vahie(of address) of another variable, the code specified 
in section B should be used to load register r3 i with its value.
Imported variables do not require any form of initialisation.
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Because <^Q3F has only one common data area for both initialised and uninitialised data, it is 
necessary to ensure correct alignment by outputingeach COFF data section as a block of data 
directives, followed optionally by a dummy data item padding out the block for alignment.
C source Ref 8
s t a t i c  char l o c a l  * ’A1 ; 
d o u b le  e x p o r t ;
MicroWay compiler Helios code
code
. . O n l y  ::ti«::dati:i(iKreciC*»^::arC:: : ::::::: :
- l o c a l :  .'byt« 65 s hown  i n i t i a l i s e d  l o c a l
.comm -ex p o rt 8 : b l o c f e
d a ta  - lo c a l  ♦ 1
d a ta  _ a li^ n .O 06 j;:iS
uninitialised, g lobal Hock ........
d a ta  _ ax p o rt, 8
Note:
O only the data directives are shown for theHefios part. The initialisation code would still 
need to be added to the init routine, as per normal.
O data should be output in a number of block equal to the number of separate data section 
under COFF {Data, BSS,.. The data directives for exported Functions must be output
in a separate section following the last data section,
B.3.6 Accessing variables
All non-local variables must be accessed through the module table.
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To load the address of a variable (var) into a register (r3), generate the following code:
G source Ref 9
int var;
/* load ftvar -> r3 */
MicroWay compiler 
code
o rh  hJL var, rO, r3  
o r  iy ,jvoir,: r 3 r 3 : :;:
Helios code
p a i c h i a a t r  <FAtCH860VALr 
DATAHGDULE <-var>3 
I d .1 0 ^ r l 5 ) , t 3 1 ) 
p a t c h i n s t r  <PATCK30OHI,
DATASYKB(_var), 
o rh  G, rO , r3 > 
p a t c h i a s t r  <PATCK860LD, DATASYHBC j f a r > , 
o r  Or r 3 , r3  > 
a d d s  r 3 ,  r 3 l , '  t3
To load the value of avariable (ratit>)intoa register pair ( f6 /f  7), generate the following code:
C source Ref 10
d ou b le  r a t i o ;
/ * load • ratio
MicroWay compiler 
code
orTiihaTJ-ratiei xOi r3I. 
fId.d lXjratio(r31>x f6
Hellos code
p a t c h i a s t r  ifPATCHS60VALT 
DATAHOlRJLE(jrar) , 
l d . l  0 < r t5 ) , r31 )  
p a t c h i o a t r : <PATCH30OHIk 
DATASYKfc ( j r a r ) , 
o r a  0, rQ , r30  ) 
p a J tch itaa tt <PATCHB60L0, 
DATASYKB(.var) , 
o r  0 ,  r3 0 , j^ 30 ) 
fid.4 r 3 0 ( r 3 t ) :; . f e  .
Note: the corresponding code should be used to store the value of a register into a variable.
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B.3.7 Accessing functions
To load the address of a locally defined function st art () into register r5, generate the following 
code;
C source Ref 11
void start. ();
/* start -> rS */
MlcroWay compiler Helios code
code
far la b e l  .
orh h X -s ta r t ,  rQ , rS l'J.c f i r ,  r3 !
word . s t a r t
. tm p .la b e l :  . . .......
I d . l  4 ( r3 1 ) ,  130
l l l f i i i  .=:il. ; i l l l l i i i i  ji : ; : 1 ! 1 addu r 3 t , r $ 0 ,  r 3 i
nnniiHnninUiHnUiHP^iiinHinn iiiii. • i i l l l l i adda 4,: r3 1 , r6
::v S  . I l l HI!
Note: the code label at the start of function start is „start for Micro Way's compiler and .s ta r t  
for Helios. The label . ta p . label is a temporary label and must be unique.
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Toioad the address of an externally defined function printf () into register r5, generate the 
folkhving coder





:::: p a ic h in s t r  <PATCH860VAL,
: oxh h j C s t a r t , rO , r5 DATAHODULECprintf) ,
o r  lX - s t a r t ,  rS , r5 Id  .1 0 ( r l5 )  , r3 1 ) 
p a tc h in s t r  (PATCH60OHI> 
DATASYKB(_printf) ,  
orfc. Q, rQ , r30 Y 
p a te h in s t r  (PATCHS60LD,
DATASYKBCprintf), 
o r  Or r3 0 ,  r30  ?
l d . l  r30 C r3 1 ), r5
Calling of a function is basically the same, but the HeliOS labels start with a . instead of a _ 
Also any references to compiler generated labels should change the prefix from . to . .





H ilM  H i i ] j ] j H H H i :: I! | = f : V *ifceiiifc:
c a l l  - s t a r t
:! i:; i i £ i: i j i j; : i j j\ ^ ' i •’ i:: i j:: j j:!! • !!>! : i • i i 1 :j||> • ”:j • j :i fcr . .13
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B.3.8 Module Trailer_______________
The module; should end with a module trailer consisting of:
.HodStart: 
data .MaxData, 0
B.4 Example Program C source
/*  In te g e r  V a ria b le s  * / /* used in : changed i n : * /
s t a t i c  i n t  l o c a l l n t ; /* lo c a lF n O lo c a lF n O  * /
s t a t i c  i n t  l o c a l ln i t e d l n t  = i ; /* lo c a lF n O ex p o rted F n O  * /
i n t  e x p o r te d ln t ; /* lo c a lF n O ex portedF nO  * /
i n t  e x p o r te d ln i te d ln t  = 2; /* exportedF nO lo c a lF n O  * /
e x te rn  i n t  im p o rte d ln t; /* exp o rted F n 2 () ex p o rted F n O  * /
/*  P o in te r  V a ria b le s  * /
s t a t i c  i n t  e lo c a lP t r ; /* ex portedF nO lo c a lF n O  * /
s t a t i c  i n t  e lo c a l ln i t e d P t r  = t l o c a l l n t ; /* exp o rted F n 2 () lo c a lF n O  * /
in t  * e x p o rte d P tr; /* ex portedF nO lo c a lF n O  * /
in t  * e x p o r te d In ite d P tr  3 f te x p o r te d ln t ; /* locedFnO ex portedF nO  * /
i n t  * e x p o rte d In ite d P tr2  * f t im p o r te d ln t; /* lo c a lF n O ex portedF nO  * /
e x te rn  i n t  * im p o rte d P tr ; /* ex portedF nO lo c a lF n O  * /
/*  F u n c tio n s * /
s t a t i c  i n t  loc& lFn ( i n t  a)
<
* lo c a lP t r  +* ♦ lo c a l ln i t e d P t r  ♦ * e x p o r te d P tr ; 
e x p o r te d ln i te d P tr  = l o c a lP t r ;  
e x p o r te d In ite d P tr2  = Jk e x p o rted ln t; 
* im portedP tr+ + ;
l o c a l ln t  = l o c a l l n i t e d l n t ; 
e x p o r te d ln i te d ln t  = l o c a l l n t ;  
r e tu rn  e x p o r te d ln t ;
}
e x te rn  i n t  im portedFn ( i n t ) ;  
i n t  exportedFn ( i n t  a)






















































/* Function pointers */
static int (elocalFnPtr)(void);
static int (*localInitedFnPtr)(int) * localFn;
int (*exportedInitedFnPtr)(int) * exportedFn;
int (*exportedInitedFnPtr2)(int) x iaportedFn;
extern int (*importedFnPtr)(int);
int exportedFn2 (int a)
{
int b ” localFnPtr ();
locallnitedPtr m texportedlnt; 





B.5 Example Program MicroWay compiler output
•file "exl.c"
// IDPC -122 -X70 -X74 -X80 -X83 -184 -X85 -X151 -X153 -X188 -X244 -X247 -X254 
// -X266 -X306 -X315 -X316 -X324 -1325 -X326 -X383 -X393 -X412 -X424 































































































.locallnitedPtr: .long .locallnt 
.L10:























































110 //_b r5 local
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1 1 1





































149 // . ef
150 ld.l 4(sp),rl
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158 //_b r5 local
159 .L30:
160 .locallnitedFnPtr: .long .localFn
161 .lcomn _localFnPtr,4
162




167 //.locallnt .locallnt static
168 //.locallnitedlnt .L10 static
169 //.importedlnt .inportedlnt inport
170 //.localPtr .localPtr static
171 //.locallnitedPtr .L9 static
172 //.importedPtr .inportedPtr inport
173 //.localFnPtr .localFnPtr static
174 //.localInitedFnPtr .L30 static
175 //.inportedFnPtr .inportedFnPtr inport
176 .L37:
177 .exportedlnitedlnt: .byte 2,0,0,0
178 .L39:
179 .exportedlnitedPtr: .long .exportedlnt
180 .L40:
181 _exportedInitedPtr2: .long .inportedlnt
182 .L41:
183 .exportedlnitedFnPtr: .long .exportedFn
184 .L42:






































































// File name ’exl.c’ from ’exl.s*
// IDPC -122 -X70 -X74 -X80 -X83 -X84 -X85 -X151 -X153 -X188 -X244 -X247 -X254
// -X266 -X306 -X315 -X316 -X324 -X325 -X326 -X383 -X393 -X412 -X424 





// (..L9).1 -> r25
// load value of local data .L9 -> r25
patchinstr (PATCH860VAL, DATAM0DULE(. .L9), ld.l 0(rl5), r31) 
patchinstr (PATCH860HI, DATASYHBC..L9) , orh 0, rO, r30) 
patchinstr (PATCH860LO, DATASYHBC..L9) , or 0, r30, r30) 
ld.l r30(r31), r25 
// C.exportedPtr).1 -> r24
// load value of local data .exportedPtr -> r24
patchinstr (PATCH860VAL, DATAHODULE(.exportedPtr) , ld.l O(rlS) , r31) 
patchinstr (PATCH860HI, DATASYHB(.exportedPtr), orh 0, rO, r30) 
patchinstr (PATCH860LO, DATASYHBC.exportedPtr), or 0, r30, r30) 




// (.localPtr).1 -> r27
// load value of local data .localPtr -> r27
patchinstr (PATCH860VAL, DATAHODULE(.localPtr), ld.l 0(rl5), r31) 
patchinstr (PATCH860HI, DATASYHB(.localPtr), orh 0, rO, r30) 
patchinstr (PATCH860LO, DATASYHB(.localPtr), or 0, r30, r30) 




// (.localPtr).l -> r24
// load value of local data .localPtr -> r24
patchinstr (PATCH860VAL, DATAHODULE(.localPtr), ld.l 0(rl5), r31) 
patchinstr (PATCH860HI, DATASYHB(.localPtr), orh 0, rO, r30) 
patchinstr (PATCH860L0, DATASYHBC.localPtr), or 0, r30, r30) 
ld.l r30(r31), r24 
// C.exportedlnitedPtr).1 <- r24
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52 // load value of local data .exportedlnitedPtr -> r24
53 patchinstr (PATCH860VAL, DATAHODULE(.exportodlnitedPtr), ld.l 0(rl5), r31)
54 patchinstr (PATCH860HI, DATASYHB(.exportedlnitedPtr) , orh 0, rO, r30)
55 patchinstr (PATCH860L0, DATASYHB (.exportodlnitedPtr) , or 0, r30, r30)
56 st.l r24, r30(r31)
57 // .exportedlnt -> r28
58 // load addr of local data .exportedlnt -> r28
59 patchinstr (PATCH860VAL, DATAHODULE (.exportedlnt), ld.l 0(rl5), r31)
60 patchinstr (PATCH860HI, DATASYHB (.exportedlnt), orh 0, rO, r28)
61 patchinstr (PATCH860L0, DATASYHB (.exportedlnt), or 0, r28, r28)
62 addu r28, r31, r28
63 // (_exportedInitedPtr2).1 <- r28
64 // load value of local data _exportedInitedPtr2 -> r28
65 patchinstr (PATCH860VAL, DATAHODULE(.exportedInitedPtr2), ld.l 0(rl5), r31)
66 patchinstr (PATCH860HI, DATASYHB(.exportedInitedPtr2), orh 0, rO, r30)
67 patchinstr (PATCH860L0, DATASYHB(_exportedInitedPtr2), or 0, r30, r30)
68 st.l r28, r30(r31)
69 // (.importedPtr).1 -> r27
70 // load value of external .importedPtr -> r27
71 patchinstr (PATCH860VAL, DATAHODULE(.importedPtr), ld.l 0(rl5), r31)
72 patchinstr (PATCH860HI, DATASYHB(.importedPtr), orh 0, rO, r30)
73 patchinstr (PATCH860L0, DATASYHB(.importedPtr), or 0, r30, r30)
74 ld.l r30(r31), r27
75 adds 4,r27,r27
76 // (.importedPtr).1 <~ r27
77 // load value of external .importedPtr -> r27
78 patchinstr (PATCH860VAL, DATAHODULE(.importedPtr), ld.l 0(rl5), r31)
79 patchinstr (PATCH860HI, DATASYHB(.importedPtr), orh 0, rO, r30)
80 patchinstr (PATCH860L0, DATASYHB(_importedPtr), or 0, r30, r30)
81 st.l r27, r30(r31)
82 // (.L10).l -> r26
83 // load value of local data ..L10 -> r26
84 patchinstr (PATCH860YAL, DATAHODULE(..L10), ld.l O(rlS), r31)
85 patchinstr (PATCH860HI, DATASYHB(. .L10) , orh 0, rO, r30)
86 patchinstr (PATCH860L0, DATASYHB(. .L10) , or 0, r30, r30)
87 ld.l r30(r31), r26
88 // (.locallnt).1 <- r26
89 // load value of local data .locallnt -> r26
90 patchinstr (PATCH860VAL, DATAHODULE(.locallnt), ld.l 0(rl5), r31)
91 patchinstr (PATCH860HI, DATASYHB(.locallnt), orh 0, rO, r30)
92 patchinstr (PATCH860LO, DATASYHB(.locallnt), or 0, r30, r30)
93 st.l r26, r30(r31)
94 // (.locallnt).1 -> r25
95 // load value of local data .locallnt -> r25
96 patchinstr (PATCH860VAL, DATAHODULE(.locallnt), ld.l 0(rl5), r31)
97 patchinstr (PATCH860HI, DATASYHB(.locallnt), orh 0, rO, r30)
98 patchinstr (PATCH860L0, DATASYHB(.locallnt), or 0, r30, r30)
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99 ld.l r30(r3i), r2S
100 // (.exportedlnitedlnt).1 <- r25
101 // load value of local data .exportedlnitedlnt -> r25
102 patchinstr (PATCH860VAL, DATAHODULE(.exportedlnitedlnt), ld.l 0(rl5), r31)
103 patchinstr (PATCH860HI, DATASYHB (.exportedlnitedlnt), orh 0, rO, r30)
104 patchinstr (PATCH860L0, DATASYHB(.exportedlnitedlnt) , or 0, r30, r30)
105 st.l r2S, r30(r31)
106 // (.exportedlnt) .1 -> rl6
107 // load value of local data .exportedlnt -> rl6
108 patchinstr (PATCH860VAL, DATAHODULE (.exportedlnt) , ld.l 0(rl5), r31)
109 patchinstr (PATCH860HI, DATASYHB (.exportedlnt) , orh 0, rO, r30)
110 patchinstr (PATCH860LO, DATASYHB (.exportedlnt) , or 0, r30, r30)
111 ld.l r30(r31), rl6






















134 // .importedlnt •*> r26
135 // load addr of external .importedlnt -> r26
136 patchinstr (PATCH860VAL, DATAHODULE (.importedlnt), ld.l O(rlS), r31)
137 patchinstr (PATCH860HI, DATASYHB (.importedlnt), orh 0, rO, r26)
138 patchinstr (PATCH860L0, DATASYHB (.importedlnt), or 0, r26, r26)
139 addu r26, r31, r26
140 // (.localPtr) .1 <- r26
141 // load value of local data .localPtr -> r26
142 patchinstr (PATCH860VAL, DATAHODULE (.localPtr) , ld.l 0(rl5), r31)
143 patchinstr (PATCH860HI, DATASYHB(.localPtr), orh 0, rO, r30)
144 patchinstr (PATCH860L0, DATASYHB(.localPtr) , or 0, r30, r30)
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// (.importedPtr).1 -> r25
// load value of external .importedPtr -> r25
patchinstr (PATCH860VAL, DATAHODULE(.importedPtr), ld.l 0(rl5), r31) 
patchinstr (PATCH860HI, DATASYMB(_importedPtr), orh 0, rO, r30) 
patchinstr (PATCH860L0, DATASYHB(_importedPtr), or 0, r30, r30) 
ld.l r30(r31), r25 
// C.exportedPtr).1 <- r25
// load value of local data .exportedPtr ~> r25
patchinstr (PATCH860VAL, DATAHODULE(.exportedPtr), ld.l 0(rl5), r31) 
patchinstr (PATCH860HI, DATASYHBC.exportedPtr), orh 0, rO, r30) 
patchinstr (PATCH860L0, DATASYHBC.exportedPtr), or 0t r30, r30) 
st.l r25, r30(r31)
// C_exportedInitedPtr2).1 -> r24
// load value of local data .exportedInitedPtr2 -> r24
patchinstr (PATCH860VAL, DATAH0DULEC.exportedInitedPtr2), ld.l 0(rl5) , r31) 
patchinstr (PATCH860HI, DATASYHB(_exportedInitedPtr2), orh 0, rO, r30) 
patchinstr (PATCH860L0, DATASYHB(_exportedInitedPtr2), or 0, r30, r30) 
ld.l r30Cr31), r24 
// C.exportedlnitedPtr).1 ~> r28
// load value of local data .exportedlnitedPtr -> r28
patchinstr (PATCH860VAL, DATAHODULE(.exportedlnitedPtr), ld.l 0(rl5), r31) 
patchinstr (PATCH860HI, DATASYHB C.exportedlnitedPtr) , orh 0, rO, r30) 
patchinstr (PATCH860LO, DATASYHB C.exportedlnitedPtr) , or 0t r30, r30) 








// C.L10).l <- r4
// load value of local data ..L10 -> r4
patchinstr (PATCH860VAL, DATAHODULEC..L10), ld.l 0(rl5), r31) 
patchinstr (PATCH860HI, DATASYHBC..L10), orh 0, rO, r30)
patchinstr (PATCH860L0, DATASYHBC..L10), or 0, r30, r30)
st.l r4, r30(r31)
// (.exportedlnt).1 <- r4
// load value of local data .exportedlnt -> r4
patchinstr (PATCH860VAL, DATAHODULE(.exportedlnt) , ld.l 0(rl5), r31) 
patchinstr (PATCH860HI, DATASYHB(.exportedlnt), orh 0, rO, r30)
patchinstr (PATCH860L0, DATASYHB(.exportedlnt), or 0, r30, r30)
st.l r4, r30(r31)
// (.importedlnt).1 <- r5
// load value of external .importedlnt -> r5
patchinstr (PATCH860VAL, DATAHODULE(.importedlnt), ld.l 0(rl5), r31) 
patchinstr (PATCH860HI, DATASYHB(.importedlnt), orh 0, rO, r30)
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193 patchinstr (PATCH860L0, DATASYHB(.importedlnt) , or 0, r30, r30)
194 st.l rS, r30(r31)
195 // (.exportedlnitedlnt).1 -> rl6
196 // load value of local data .exportedlnitedlnt -> ri6
197 patchinstr (PATCH860VAL, DATAHODULE (.exportedlnitedlnt) , ld.l 0(rl5) , r31)
198 patchinstr (PATCH860HI, DATASYHB (.exportedlnitedlnt) , orh 0, rO, r30)
199 patchinstr (PATCH860L0, DATASYHB (.exportedlnitedlnt) , or 0, r30, r30)









209 //_b r5 local
210











222 // (.localFnPtr).1 -> r30
223 // load value of local data .localFnPtr -> r30
224 patchinstr (PATCH860VAL, DATAHODULE(.localFnPtr), ld.l 0(rl5), r31)
225 patchinstr (PATCH860HI, DATASYHB(.localFnPtr), orh 0, rO, r30)
226 patchinstr (PATCH860LO, DATASYHB(.localFnPtr), or 0, r30, r30)




231 // .exportedlnt -> r26
232 // load addr of local data .exportedlnt -> r26
233 patchinstr (PATCH860VAL, DATAHODULE (.exportedlnt), ld.l 0(ri5), r31)
234 patchinstr (PATCH860HI, DATASYHB (.exportedlnt), orh 0, rO, r26)
235 patchinstr (PATCH860L0, DATASYHB (.exportedlnt), or 0, r26, r26)
236 addu r26, r31, r26
237 // (..L9).l <- r26
238 // load value of local data ..L9 -> r26
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patchinstr (PATCH860HI, DATASYHBC..L9), orh 0, rO, r30) 
patchinstr (PATCH860LO, DATASYHBC..L9), or 0, r30. r30) 
st.l r26, r30Cr31)
// .localFn -> r25
// load addr of external .localFn -> r25 
br .tmp.0001 
ld.c fir, r31 
word .localFn 
.trap.0001:
ld.l 4Cr31), r30 
addu r31, r30, r31 
addu 4, r31, r25 
// C.importedFnPtr).1 <- r25
// load value of external .inportedFnPtr -> r25
patchinstr CPATCH860VAL, DATAHODULE(.importedFnPtr), ld.l OCrlS), r31) 
patchinstr CPATCH860HI, DATASYHBC.importedFnPtr), orh 0, rO, r30) 
patchinstr CPATCH860L0, DATASYHBC.importedFnPtr), or 0, r30, r30) 
st.l r2S, r30Cr31) 
mov r4,rl6
// (.exportedlnitedFnPtr).1 -> r30
// load value of local data .exportedlnitedFnPtr -> r30
patchinstr CPATCH860VAL, DATAHODULE(.exportedlnitedFnPtr), ld.l 0(rl5), r31) 
patchinstr (PATCH860HI, DATASYHB(.exportedlnitedFnPtr), orh 0, rO, r30) 
patchinstr (PATCH860LO, DATASYHB(.exportedlnitedFnPtr), or 0, r30, r30) 




// C.importedFnPtr).1 -> r30
// load value of external .importedFnPtr -> r30
patchinstr (PATCH860VAL, DATAHODULE(.importedFnPtr), ld.l 0(rl5), r31) 
patchinstr (PATCH860HI, DATASYHBC.importedFnPtr), orh 0, rO, r30) 
patchinstr (PATCH860L0, DATASYHBC.importedFnPtr), or 0, r30, r30) 
ld.l r30(r31), r30 
calli r30 
nop
// (.importedlnt).1 -> rl6
// load value of external .importedlnt -> rl6
patchinstr (PATCH860VAL, DATAHODULE(.importedlnt), ld.l O(rlS), r31) 
patchinstr (PATCH860HI, DATASYHB(.importedlnt), orh 0, rO, r30) 
patchinstr (PATCH860L0, DATASYHB(.importedlnt), or 0, r30, r30) 

























































//_b r5 local 
.. L30:
//_a r4 local
//.locallnt .locallnt static 
//.locallnitedlnt .L10 static 
//.importedlnt .importedlnt import 
//.localPtr .localPtr static 
//.locallnitedPtr .L9 static 
//.importedPtr .importedPtr import 
//.localFnPtr .localFnPtr static 
//.locallnitedFnPtr .L30 static 








// for .importedFn 
.importedFn:
patchinstr (PATCH860VAL, DATAHODULE (.importedFn), Id. 
patchinstr (PATCH860HI, CODESYHB (.importedFn), orh 0, 






// Uninitialised global 
data .exportedPtr, 4 
export .exportedPtr 
data .exportedlnt, 4 
export .exportedlnt
data  align.000, 8
// Uninitialised local 
data .locallnt, 4 
data .localPtr, 4 
data .localFnPtr, 4 
data ..align.001, 4 
// Initialised
1 O(rlS), r30) 
rO, r31) 
r31, r31)
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334 data .locallnitedlnt, 4
335 data .exportedlnitedlnt, 4
336 export .exportedlnitedlnt
337 data  align.002, 8
338 // Local Functions
339 data .exportedFn, 4
340 export .exportedFn
341 data _exportedFn2, 4
342 export _exportedFn2
343
344 // Initialisation routine
345 init
346 patchinstr (PATCH860VAL, SHIFT (-2, HODIUH), ld.l 0(rl5), rl6)
347
348 // Initing *.localInitedPtr' to address of .locallnt
349 patchinstr (PATCH860HI, DATASYHB (.locallnt) , orh 0, rO, rl7)
350 patchinstr (PATCH860LO, DATASYHB (.locallnt), or 0, ri7, rl7)
351 addu rl7, rl6, rl7
352 patchinstr (PATCH860HI, DATASYHB(.locallnitedPtr), orh 0, rO, r30)
353 patchinstr (PATCH86OL0, DATASYHB(.locallnitedPtr), or 0, r30, r30)
354 st.l rl7, r30(rl6)
355 // Initing '.locallnitedlnt* to 1 0 0 0
356 or 0x1, rO, rl7
357 patchinstr (PATCH860HI, DATASYKB(.locallnitedlnt), orh 0, rO, r30)
358 patchinstr (PATCH860L0, DATASYHB(.locallnitedlnt), or 0, r30, r30)
359 st.l rl7, r30(rl6)
360 // Initing '.locallnitedFnPtr' to address of .localFn
361 br .tap.0002
362 ld.c fir, r31
363 uord .localFn
364 .tap.0002:
365 ld.l 4(r31), r30
366 addu r31, r30, r31
367 addu 4, r31, rl7
368 patchinstr (PATCH860HI, DATASYHB(.locallnitedFnPtr), orh 0, rO, r30)
369 patchinstr (PATCH86OL0, DATASYHB(.locallnitedFnPtr), or 0, r30, r30)
370 st.l rl7, r30(rl6)
371 // Initing '.exportedlnitedlnt' to 2 0 0 0
372 or 0x2, rO, rl7
373 patchinstr (PATCH860KI, DATASYHB(.exportedlnitedlnt), orh 0, rO, r30)
374 patchinstr (PATCH860L0, DATASYHB(.exportedlnitedlnt), or 0, r30, r30)
375 st.l rl7, r30(rl6)
376 // Initing '.exportedlnitedPtr' to address of .exportedlnt
377 patchinstr (PATCH860HI, DATASYHB (.exportedlnt), orh 0, rO, rl7)
378 patchinstr (PATCH860L0, DATASYHB (.exportedlnt), or 0, rl7, rl7)
379 addu rl7, rl6, rl7
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patchinstr (PATCH86OL0, DATASYHBC.exportedlnitedPtr), or 0, r30, r30) 
st.l rl7, r30(rl6)
I f  Initing ’_exportedInitedPtr2’ to address of .importedlnt
patchinstr (PATCH860HI, DATASYHB 
patchinstr (PATCH860L0, DATASYHB 
addu rl7, rl6, rl7 
patchinstr (PATCH860HI, DATASYHBC 
patchinstr (PATCH860L0, DATASYHB(, 
st.l rl7, r30(rl6)
// Initing *.exportedlnitedFnPtr’ 
br .tmp.0003 




addu r31, r30, r31




// Initing ’.exportedInitedFnPtr2 
patchinstr CPATCH860HI, DATASYHBC. 
patchinstr CPATCH860L0, DATASYHBC. 
ld.l r30Crl6), rl7 
patchinstr CPATCH860HI, DATASYHBC. 
patchinstr CPATCH860L0, DATASYHBC. 
st.l rl7, r30Crl6)
// exporting .exportedFn 
br init.exportedFn 
ld.c fir, r30 
word .exportedFn 
init.exportedFn:
ld.l 4Cr30), r31 
addu 4, r31, r31 
addu r30, r31, r30 
patchinstr CPATCH860HA, DATASYHB I 
patchinstr CPATCH860L, DATASYHB C. 
// exporting _exportedFn2 
br init.exportedFn2 
ld.c fir, r30 
word .exportedFn2 
init.exportedFn2: 
ld.l 4Cr30), r31 
addu 4, r31, r31 
addu r30, r31, r30 
patchinstr CPATCH860HA, DATASYHB I 
patchinstr CPATCH860L, DATASYHB C.
[.importedlnt), orh 0, rO, rl7) 
[.importedlnt), or 0, rl7, rl7)
,exportedInitedPtr2), orh 0, rO, r30) 
,exportedInitedPtr2), or 0, r30, r30)
to address of .exportedFn
.exportedlnitedFnPtr), orh 0, rO, r30) 
.exportedlnitedFnPtr), or 0, r30, r30)
’ to .importedFn 
.importedFn), orh 0, rO, r30) 
.importedFn), or 0, r30, r30)
.exportedlnitedFnPtr), orh 0, rO, r30) 
.exportedlnitedFnPtr), or 0, r30, r30)
[.exportedFn), addu 0, rl6, r31) 
.exportedFn), st.l r30, 0Cr31) )
[_exportedFn2), addu 0, rl6, r31) 
,exportedFn2), st.l r30, 0Cr31) )
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Appendix C
Internal Reports
The following pages contain three internal reports, produced by the author and 
referenced in this thesis. They are included here because obtaining them might 
otherwise be difficult. The reports are shown in their original format, with each 
page reduced to 85% of its size to fit.
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Progress report 
Porting of Helios to i860
Jerzy M. Grzejewski 
December 13th, 1991
The following work was done between November 25th and December 13th .
•  The compiler - s i  option was corrected to  generate (hopefully) correct 
code for s tatic  variables.
•  The problem with assembler functions calling C functions was tackeled. 
T he C compiler exports code labels which point to the tecond instruction 
of the function and corrects for th is when generating calls to  external 
functions by adding a  patch. A macro i860br_toC was written which 
generates a branch to  the specified label minus 4 bytes. This has to be 
used mostly in server and C s tartup  code.
•  The e t c / i n i t  program  was compiled. This now loads and runs looking 
for e t c / i n l t r c .
•  The sources for lo g in  were restored off tape. However, to  compile lo g in  
a num ber of libraries are required. The sources for these were recovered 
off tape.
•  T he RmLib, Session lib and Clib were converted to  i860. In a few of places 
in Clib global functions and variables were not allocated d a ta  space in the 
assembler header. Since the  modified - s i  option does not allocate space 
for exported variables, one of two solutions could be used:
-  allocate space for these functions and variables explicitly in the as­
sembler header
-  change the C declarations to local ( s t a t i c ) ,  for which the data  area 
is allocated by the  compiler
A m ixture of the two m ethods was used in the end; declaring space in as­
sembler where functions were declared as e x te rn  in headers and rededar- 
ing them  as s t a t i c  otherwise. However the fact th a t modifications had
1
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to  be m ade by myself to  machine-independent code suggests th a t perhaps 
the - z l  option is not working correctly. Hence section 77 of th is document 
describes my interpretation of the correct behaviour of this option.
•  The Clib required some floating-point support (in particular a floating­
poin t divide routine). T h is was w ritten.
1 The fixed zl option
The following describes my interpretation o f the docum entation describing the
behaviour o f the NorCroft com piler - z l  option.
Local Variables A DATA directive should be generated (reserving space in the 
m odule’s d a ta  area). T he initialisation for the d a ta  should be generated, 
but should use DATASYHB to  obta in  the  offset of the d a ta  in the data  
area, since the acctual position o f the data  is determ ined by the linker. 
Similarily, any code using the d a ta  should generate DATASYHB rather than  
assuming a specific position in the d a ta  area.
Local Functions No directives need to  be generated - an unexported LABEL will 
suffice.
Exported Variables No apace allocation o r initialisation code is generated. Also, 
any use o f the variables may not assume a particular position in the d a ta  
area and so should use DATASYHB.
Exported Functions As well as a LABEL for the code, initialisation for the J n  
variable should generated. However, since the position o f the J n  in the 
d a ta  area is determined by the linker, a  DATASYHB directive should be 
generated to find its address. However code label is fixed in relation to  
the initialisation code, so fn may be referenced directly.
Imported Variables No code needs to  be generated here. Access to the values 
should be done via DATAHODULE and DATASYHB as usual.
Imported Functions Here no s tubs  should be generated. However, calls should 
still be generated to  the code directly (.fn), as stubs will usually be supplied 
by the assembler module. Since the position o f these stubs is unknown at 
com pilation tim e, a LABELREF should be used to  obtain their location
Other changes No module header o r tra ile r should be generated
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Progress report 
Porting of Helios to i860
Jerzy M. Grzejewski 
January 26th, 1992
T he following work was done between January 6th and January 24sk1992.
•  Found a re-entancy problem  in the executive code. The trap  routine is 
designed to  be nonreentrant for each process, th a t is it may be called 
only once for any one current process. Unfortunatelly , under certain 
circumstances (described in section 1) it was called reentrantly, corrupting 
the saved sta te . This was corrected.
•  T he above problem highlighted the remaining tim ing problem in the exec­
utive, and in the interests o f robustness, which will lead to  a faster port, 
the m ajority  o f the C code for the exective was
•  The iasm  assembler for the i860 was found to generate incorrect object 
files. W hen generating a branch or call instruction, the assem ble used to  
generate the sequence:
WORD instr  R68KJLDD B#8K_SHIFT -2  LABELOFF label 
instead of
WORD instr  I860 J R  B68K_SHIFT -2  LABELOFF label
The H68K.ADD patch added the value of the offset to  the instruction, 
w ithout restricting the ju m p  offset to  bits 25 -  0. T he correct sequence 
was already generated by the C  compiler, so the linker recognised the 
I860 -BR patch.
•  Fixed the assembler branch offset bug. Previously, the macro i8 6 0 b r  JtoC 
had to  be used to  generate a branch from assembler code to  C functions. 
The inconsistency in th e  branch addressing was fully investigated and 
corrected, removing need for the above macro. For further inform ation, 
see section 2.
1
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1 Trap handler reentrancy problem
T he trap  handler for the i860 is organised as follows:
•  The hardware executes a jum p to  location O r f f f  f f  f  00
•  At th a t location, a branch to location O xtttttO Q O  is located. This gives 
enough space for the trap  handler1.
•  The assembler routine Trap JEn t r y  saves the s ta te  of the process into the 
save s ta te  area in the  current process, switches to  system stack and jum ps 
through a pointer in exec pointers structure.
•  The pointer in E x sc P trs  is set up to  point to  C function T rap  -Rout in s , 
which handles the trap . The C code attem pts to  quickly switch over to  
a per-process stack, allocating another stack for future system calls. T he 
per-process stack is freed brfore returning from T rap-R outine
•  When the C code returns, the assembler routine T rap -E x it takes over 
restoring CPU state .
This setup is robust and minimal am ount of code has to  be w ritten  in as­
sembler, but since only one save area exists per process, the trap routine is not 
reentrant for any one process.
The original code used a t r a p  call in th e  definition of the executive function 
System 0 . This caused problems when:
•  A process was interrupted by an in terrupt
•  The Trap-Ron t i n *  attem pted  to switch to  p e r-u as  stack, but tb e  current 
stack table is used up, so a call to  AllocM ea which in turn calls A llo c a te  
using Systwa.
•  Since the original process was not running at priority 0, the S y rtaw  gen­
erates a trap.
•  The new trap  overwrites the saved state  from the  original in terrup t.
To solve the problem, the  S y s ta a  function was re-w ritten not to  use t r a p 2. 
The executive functions were examined for code which needs to  be executed in 
processor’s Supervisor mode. The only function which is called from user mode 
and contains such code is S c h a d u le rD ls p a tc h () . A assembler function was set 
up  to  use a trap  to  call th is  function.
'the a n c  pointer* arc placed at tbe top of memory, ao from OaffffffOO tbe trap entry 
routine would have to fit in laca than 256 bytea
3T h e r e  h u  turner b e e n  m u c h  r e a a o n  for  S y a t e m  t o  u ae t r a p . A a  w e ll aa e o lv ia *  t b e  c u r r e n t  
p r o b le m , t h e  m o d if ic a t io n  a h o u ld  p r o d u c e  p e r fo r m a n c e  b e n a f ita
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Also, to  prevent future problems o f this sort, as well as validating my solu­
tion, a num ber o f assertions were added to  the functions in the  executive. Most 
functions were tid ied  up and comments added. A header file a s s a r t . h  was 
added to  the executive code to  contain the assertion generating code.
2 Internal and external branches and calls
The external branches from C to assembler code and vice versa has in the past 
caused a  considerable degree of confusion. The C compiler exported patches for 
external labels which contained a subtraction o f 4 bytes from the label offset.
The i860 trap  handler needs to examine instruction previous to  the one on which 
the fault occured, and this forces the software writers to  ensure th a t instruction 
previous to  the first instruct too in each function is valid. However, th is  did not 
explain the  sub trac tion  of 4 bytes.
The tem porary work-around used to  th a t tim e involved using a m aro i860br_toC , 
which calculated offset -4. After a re-investigation, w hat is believed to  be the 
real reason for tbe  -4 was discovered. The i860 branch offsets are counted from 
tbe delayed slot instruction, whereas the label offset dirctive counts offset from 
the branch instruction . Tbe subtraction of 4 bytes from the label cancels out 
the im plicit addition  o f 4 bytes by the measuring o f the offset from the delayed 
slot.
The assembler was corrected to generate patches for external branches sim- 
milar to  the ones generated by the C compiler. The need far the 1880br_toC 
macro was hence removed.To verify th is  correction, a test o f branching was 
conducted, testing all possible com binations in the following categories:
•  C to  assembler, C  to  C, assembler to C and assembler to  assembler
•  Internal and external branches
•  Forward and backward branches
The corrected assembler was found to  generate correct code for all tests.
3
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The Helios memory management on the i860
Jerzy M. Greejewski 
September 21, 1991
1 Introduction
T his docum ent describes in detail th e  memory m anagement used for Helios 1.2.1 operating system on 
the intel i860 processor. The hardw are used is a Microway i860 card, version 1.0.
2 The M em ory M anagem ent U nit
T he i860 has an on-board MML', which is identical in function to  th a t found on intel 80386 and 80486 
processors. Logical address is sp lit in to  three parts:
d i r page o f f s e t
MSB
where
d i r  is a 10 b it wide offset in page directory, which combined with tbe directory base gives 
the page table base
page is a 10 b it wide offset in the page table, which combined with the page table base gives 
the page address
o f f s e t  is a  12 b it offset w ithin a  page
The m ain purpose of the m apping is to  ensure th a t the trap  handler, which must be a t virtual location 
f f f f  ffOOh is mapped to  RAM. T he final arrangem ent involved mapping the 8 megabytes of memory 
a t  the base address of f 000 0000h and phyacal devices a t th o r  real addresses. Tbe complete overview 
o f the  MMU set-up may be seal in figure 1.
T he Helios recommended generic m em ory m ap (as shown in the Executive Porting Guide) was followed 
in placing o f code and d a ta  in memory. The key elem ent o f the Helios memory map is the E x e cP trs  
structure ju s t a t the top o f tbe v irtual address space1. This structure holds the painters to  o ther entities 
which may be therefore moved in memory. Figure 2 dem onstrates the complete Hdics m em ory map. 
T he dashed area are o f variable sire.
Please note th a t the physical address decoding means th a t the top nibble (4 bits) of the address are 
ignored. This counteracted hardw are problems with the  A stepping o f the processors, and is denoted 
on figure 1 by the symbol x as tb e  m ost significant figure.
T he ExecPtrs structure is always m apped to  the top  of virtual memory, and coctains a num ber of 
pointers to  executive areas as well as other d a ta . T he function of each of its elements is described 
below:
l T U a  s t r u c t u r e  ia  th e r e fo r e  m a p p e d  I n to  t i l e  a c m e  p a g e  a a  t h e  t r a p  h a n d le r  r o u t in e
1
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xaO O  OOOOh faOOOOOOh
x 8 0 0  lOOOh < 8 0 0 lOOOh
A d a p te r
x 8 0 0  OOOOh
Duplicated
RAM
x 0 8 0 OOOOh














M M  t t l c h  
M «  M <85 
« «  < « 4 5  
M M  M f  05 
« « « a c 5  
« « M a 8 5
In s ta l lT ra p H a n d la r  Pointer to  C tra p  handler code 
E x a c ln i t  The pointer to  executive root structure 
E x a c ln i t  Pointer to  system stack 
In s ta l lT ra p H a n d le r  Pointer to  assem bls trap  exit code 
Saved value of r i f t  in tra p  handler 
Saved value of PSR in trap  handler
As already described, the trap  handler has to  be located a t address M M M 005 . However, th is only 
gives 256 bytes before the top of address space, which are shared with the executive pointers. T his is 
not sufficient for even the simplest trap  handler, so instead the assembler routine In s ta l lT ra p H a n d le r  
installs a stub  a t M M M 0 0 5 , which calls the code a t tt tttO O O h , and it is there th a t the proper entry 
code is located. After saving the sta te , the tra p  entry routine a t M M  <0005 calls the C function, whose 
address is stored in the TRAPRTEP member of ExecPtrs.
2
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Figure 2: Helios memory map
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